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Abstract
The integration of renewable energy sources in the power system, with high percent-
age, is a well known challenge nowadays. Power sources like wind and solar are highly
volatile, with uctuations on various time scales. One long term solution is to build
a continentwide or worldwide supergrid. Another solution is to use distributed energy
storage units, and create virtual power plants. Stationary energy storage is a comple-
mentary solution, which can postpone the network expansion and can be optimized for
dierent kind of grid services. As an energy storage solution with timing for few sec-
onds to hours, rated at MW and MWh, battery energy storage systems are suitable and
ecient solutions.
Grid connection of the storage system can be done at dierent voltage levels, depending
on the location and application scenario. For high power and energy ratings, increase in
the battery and converter voltage ratings can enhance the overall system eciency.
This work is divided in two parts, "Control of DC-AC Grid Converters" and "Medium
Voltage Grid Converters for Energy Storage". The rst part starts with a brief review
of control strategies applied to grid connected DC-AC converters. A control implemen-
tation was realized for a 100 kW active rectier to be used in a 6 kV battery energy
storage test bench. In the second part, dierent solutions for power converters to inter-
face energy storage units to medium voltage grid are given. A new modular multilevel
converter concept is introduced, where the energy storage units are integrated in each
converter cell.
The control of DC-AC grid converters has been a research subject for more than a
century, and there is still place for improvements. A review of the main control principles
is given in the rst part. The stationary frame control was implemented for a low-voltage
100 kW bidirectional grid converter, to be used in a high voltage battery energy storage
test bench. The control structure proved to be stable without damping. The converter
was tested in the test bench and the experimental results are presented.
Multilevel converters are replacing the classical two-level converters more and more, on
a large variety of applications. For medium voltage applications, multilevel converters
are a necessity. The second part presents a review of hard-switched and soft-switched
multilevel converter topologies for medium voltage. Four converter topologies were cho-
sen as potential solutions for direct connection of battery energy storage systems to the
grid. An evaluation is done, in terms of semiconductors requirements and losses, output
voltage quality and common mode voltage.
The main advantage of batteries direct connection to the grid is the high eciency
potential. However, this solution is suitable only for battery technologies with low
voltage variation. It is also necessary to build a battery system with high amount of serial
i
connected cells, and the knowledge in this eld is still limited nowadays. Therefore, two-
stage converters solutions were introduced to overcome these disadvantages. Modular
multilevel converters can make use of battery voltage technologies where the maturity
and reliability is well proven in industry.
Cascaded H-bridge topology with bidirectional boost converters is proposed to interface
low voltage batteries to the medium voltage grid. A control structure based on single
phase control is proposed. It balances the capacitor voltages and the state of charge of
batteries from dierent cells. A semiconductor loss analysis is performed and it shows
the loss distribution in the converter cell and the eciency over a wide battery voltage
variation.
A new modular multilevel converter structure with integrated energy storage is intro-
duced. This converter structure is suitable to interface low and medium voltage energy
storage units to medium and high voltage grids. It can also interconnect a DC and
AC grid with bidirectional power ow, were both can be backed-up for the distributed
energy storage units installed in each converter cell. The converter operation and con-
trol methods are presented, and the energy storage system construction concept and
challenges are addressed.
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Chapter 1.
Introduction
1.1. Background and motivation
The necessity to reduce the harmful emissions from the conventional power plants, leads
to a transition of the power systems towards dispersed generation production based
on renewable energy sources. Wind power and photovoltaic installations are the most
important renewables with signicant worldwide installed capacities and high annual
growth rate. The drawback of this renewable energy sources is the high uctuation on
daily and seasonal basis. This fact makes their integration with high percentage into
the grid a well-known challenge, since the security of supply is a high priority [1]. This
can be deducted from Fig. 1.1 which shows the wind power production and demand in
Denmark West for 20% wind in 2008 and the scaling to 50% for 2025 [2].
[MW] [MW]
Figure 1.1.: Wind power production and demand for Denmark West [2]
One way to overcome this drawback is to strengthen the electrical network. However, this
implies high expenses and the overall eciency drops when the energy is transported over
long distances [3]. Moreover, the grid codes for dierent interconnected countries must
be unied and this is a long time task [4]. Another way is to install distributed energy
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storage units. Using communication between generators, loads and storage systems,
the high level control can dene groups that can operate independent or together with
the main electrical grid and can behave similar to a conventional power plant [5, 6].
The generation-consumption can then be optimized by using minimization criteria for
the given priority (lowest price, highest eciency, lowest CO2, etc.). Stationary energy
storage is a complementary solution, which can be optimized for dierent kind of services
provided. In Fig. 1.2 the potential applications for energy storage are shown, and the
state-of-the-art storage technologies are presented in Fig. 1.3 [7].
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As an energy storage solution with timing for few seconds up to several hours, with
capacities up to 100 MWh and fast response, batteries are a suitable and ecient solution
[8, 9]. However, today's investment price in the battery system is high and is dicult
to build storage systems that can be economically self sustained. In Fig. 1.5 the cost of
Lead-acid, Li-ion, NiCd and NiMH battery technologies is shown [10]. Today's price is
the high value on the given variation, and the expectancy of price drop being the low
investment price [10, 11, 12, 13].
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Figure 1.4.: Batteries investment cost
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Figure 1.5.: Batteries lifetime as f(dod)
The batteries lifetime dependency on depth of discharge (dod) is shown in Fig. 1.5.
Moreover, the calendrical lifetime must also be considered. This is around 5 years for
2
1.2. Objectives
Lead-acid and NiCd, 10 years for NiMH and 15 years for Li-ion. Therefore, for the given
operation scenario the planned cycling lifetime has to match the calendric life for the
best system economical outcome.
Even if the energy storage in batteries is still an expensive solution nowadays, the outlook
of the future vehicle-to-grid opens new perspectives for centralized storage systems such
as enabling the reuse of electric cars batteries with reduced capacity before recycling.
Thus, the development of centralized storage systems is needed for the future grids and
will coexist with distributed energy storage systems.
The connection of storage systems can be done at dierent voltage levels, depending on
the application scenario. For increased power and energy ratings, it is natural to increase
also the connection point voltage and reduce battery and converter current ratings. It
was shown that high eciency can be achieved with increased nominal voltage of the
battery system [14]. Medium voltage is an appropriate level where both transmission
and distribution networks can take support from the storage system [15]. At this level,
multilevel converters are employed as grid interface, making use of conventional and
mature power electronic devices.
In the design of the power electronic converters for battery energy storage, it is critical
that the charging and discharging procedures are implemented in such a way that it will
enhance the battery lifetime. External stress factors are not desired, since already the
battery system is the technology with the smallest lifetime and expensive.
1.2. Objectives
The project this work is based on was nanced by E.ON AG [16] under the E.ON Re-
search Initiative under the call on Energy Storage with the project 2007/B4-Highly Ef-
ficient and Reliable Modular Battery Energy Storage Systems (hermes)
in cooperation with RWTH Aachen University, Germany. The aim of the project was to
design a modular battery energy storage system, taking into account the interaction be-
tween the electrochemical system and the power electronics. The project main objective
was to identify the optimum battery building block for grid applications with large-scale
potential having the rated power in the MW range and energy capacities from 1 second
to 12 hours. To achieve this objective, a 6 kV battery energy storage test bench was to
be realized to prove a potential large-scale battery concept.
The rst objective of this work was to realize a custom grid connected dc-ac converter
to be used in the hermes test bench. The rated power is 100 kW and the control should
be as active rectier, to allow a connection with a current controlled dc-dc converter
as battery charger/discharger.
To connect a 6 kV battery system to the power grid, a power electronic interface has to be
designed. Therefore, another objective was to make a survey on suitable medium-voltage
3
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multi-level converter topologies including soft-switching topologies for high eciency.
Converter topologies design and loss analysis was a following objective, to determine the
amount of active and passive components required.
The knowledge of high voltage battery systems (Vn > 1 kV ) is still limited nowadays.
Their safety, eciency, reliability and feasibility are not well known. Therefore, another
objective of this work was to design power electronics that can allow a connection to the
medium voltage grid using batteries with low voltage ratings which are at technological
maturity to date.
1.3. Methodology
In the realization of the dc-ac converter to be used in the hermes test bench, the
110 kW Danfoss VLT FC 302 a low voltage two-level converter which is commercial
product from Danfoss A/S [17] was modied and interfaced using the IPC2 interface
and protection card developed at Aalborg University [18]. The control structures were
simulated in MATLAB/Simulink [19], and the controllers were designed either via ana-
lytical calculations or using the Control System Toolbox from MATLAB.
Control implementation for the hermes grid converter was realized on a XCS 2000
AIX Control System, control platform comprising of a eld programmable gate array
(fpga) and two digital signal processors (dsp) [20]. Additional interface printed circuits
boards (pcb) were designed using Altium Designer [21]. Testing of the grid converter
functionality has made use of a 30 kW, 1000 V power supply to emulate the batteries
and dc-dc converter.
Control structures, multilevel converters switching models and power electronic devices
loss models were implemented in MATLAB/Simulink using the PLECS blockset [22].
1.4. Limitations
One of the limitation during the development of the low voltage dc-ac grid converter,
was the dc power supply that was used to emulate the test bench batteries and dc-dc
converter, which was limited in power up to around 22 kW for an output voltage of
750 V. Therefore initial tests were done only at light load. Another related limitation
was the weak grid at the connection point during tests. The high impedance of the
grid, and the light load operation, has created diculties in the tuning of the harmonic
compensation for the current control.
The denition of the optimal building block of the hermes system was one of the main
limitations of the project. Having undened parameters of the battery systems has led
to a more general approach considering the power electronics. The design of converter
4
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topologies that can accommodate a large variety of battery technologies and for dierent
battery voltage levels was necessary.
The laboratory implementation of the modular converters that were proposed during
the project was not nalized. This was mainly because of the time frame of the project
and also because of the chosen software implementation based on distributed processing
units. Therefore, it was not possible to present experimental results for those converter
topologies.
1.5. Scientic Contributions
The main scientic contributions of this work, from the author's perspective, are outlined
in the following:
 A new modular multilevel converter with integrated energy storage.
A two stage cascaded converter topology with construction based on half-bridge
converter legs was introduced. This structure can interconnect a dc and ac grid
with bidirectional power ow, where both can be backed-up with the distributed
energy storage units installed in each converter cell. This converter topology
has low dependency on the energy storage unit characteristic, and is suitable for
medium and high voltage grids.
 Two-stage cascaded h-bridge converter for energy storage.
The connection of low voltage batteries to the 4.16 kV medium voltage ac grid
was proposed to be realized with the cascaded h-bridge converter with bidirectional
boost converters. This is also a modular concept, and the design and control was
investigated. A novel control strategy was proposed to t the requirements of this
converter topology.
 Case study on single-stage medium voltage converters for storage.
The high eciency can be achieved with a single stage conversion system. However,
the converter operation is highly dependent on the energy storage characteristic,
fact that is challenging in the converter design and control. An investigation has
been done, for a design case scenario, where dierent converter topologies were
compared.
 A survey on medium voltage multilevel converters.
This contribution can inspire further research on multilevel converters, for dierent
applications that require highly ecient and reliable design. Hard-switched and
soft-switched topologies were reviewed, identifying their advantages and disadvan-
tages.
 A survey on control methods for grid connected converters.
A state-of-the-art in synchronization, current control and dc voltage control was
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presented. This contribution can inspire further research on new and emerging
control structures for grid converters.
1.5.1. List of Publications
 Ionut Trintis, Stig Munk-Nielsen, Remus Teodorescu, "A new modular multilevel
converter with integrated energy storage", 37th Annual Conference of the IEEE
Industrial Electronics Society (IECON 2011), Melbourne, AU, 2011
 Ionut Trintis, Stig Munk-Nielsen, Remus Teodorescu, "Cascaded H-bridge with
bidirectional boost converters for energy storage", 14th European Conference on
Power Electronics and Applications (EPE 2011), Birmingham, UK, 2011
 Ionut Trintis, Stephan Thomas, Tobias Blank, Christoph Roggendorf, Stig Munk-
Nielsen, Remus Teodorescu "Bidirectional converter interface for a battery energy
storage test bench", 14th European Conference on Power Electronics and Appli-
cations (EPE 2011), Birmingham, UK, 2011
 Tobias Blank, Stephan Thomas, Christoph Roggendorf, Thomas Pollok, Ionut
Trintis, Dirk Uwe Sauer, "Design and construction of a test bench to character-
ize eciency and reliability of high voltage battery energy storage systems", In-
ternational Telecommunications Energy Conference (INTELEC 2010), 6-10 June,
Orlando, US, 2010
 Ionut Trintis, Stig Munk-Nielsen, Remus Teodorescu, "Single stage grid converters
for battery energy storage", 5th International Conference on Power Electronics,
Machines and Drives (PEMD 2010), 19-21 April, Brighton, UK, 2010
 Christoph Roggendorf, Tobias Blank, Stephan Thomas, Ionut Trintis, "Design
and Construction of a Test Bench to Characterize the Charging and Discharging
Behaviour of Batteries in High Voltage Storage Systems", 4th International Re-
newable Energy Storage Conference (IRES 2009), 24-25 November, Berlin, DE,
2009
1.6. Outline
The work is divided in two parts. The rst part is on Control of DC-AC Grid Con-
verters and contains two chapters (2 and 3). The second part is onMedium Voltage
Grid Converters for Energy Storage and contains four chapters (4, 5, 6, 7).
A summary, conclusions and future work is given in chapter 8. Two appendices are on
Space Vector Transformations and Powers and Sequences Calculation.
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Chapter 2 shows a review of the state-of-the-art control structures for grid converters.
This includes phase-locked loop systems for single and three-phase, linear and nonlinear
current control methods and dc voltage control.
Chapter 3 shows the implementation of a low voltage two-level active rectier to be
used in a high voltage battery energy storage test bench. The interaction with the
current controlled dc-dc converter is also simulated. Finally, the experimental results
for the dc-ac grid converter and for the operation of the entire test bench are shown.
Chapter 4 presents the state-of-the-art on medium voltage multilevel converters. Hard-
switched and soft-switched converter topologies are shown for the most promising con-
gurations. Advantages and disadvantages are given for each converter topology and
nally the component count is summarized.
Chapter 5 analyses four multilevel converters to be used for direct connection of bat-
tery systems to the medium voltage ac grid. A comparison is realized over a 25% battery
voltage variation considering the semiconductors requirements and losses, output volt-
ages and harmonic distortion.
Chapter 6 presents the design and control of a two-stage cascaded h-bridge converter
as interface for modular low voltage batteries to the medium voltage grid. The inde-
pendent phase control for the dc voltages and ac currents is proposed and validated
by simulation. In nal, a loss analysis is performed over the entire battery voltage
variation.
Chapter 7 introduces a new modular converter concept with integrated energy storage.
Converter operation and control methods are presented, and the identied operation
modes are simulated to validate the possible power ows. Finally, an implementation
concept for a complete modular energy storage system is given together with some design
considerations.
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Part I.
Control of DC-AC Grid Converters

Chapter 2.
State-of-the-Art on Control for
DC-AC Grid Converters
This chapter gives a brief description of the state of the art control methods for grid
connection of dc-ac converters
2.1. Introduction to Grid Control Structures
The control of dc-ac grid converters started its development almost a century ago, when
the rst power converters based on mercury arc devices were developed to interconnect
two grids with dierent voltage and frequencies [23, 24]. From its early stage, it was
possible to apply dierent control methods - constant power or variable power with
respect to the grid frequency.
Nowadays with the development of power semiconductors devices, converter topologies
and digital signal processors, the control structures enable the control of active and
reactive powers and their sequence as well as the harmonic content of the transferred
currents. Fig. 2.1 shows the block diagram of the grid control structure.
A synchronization method is used to detect the phase angle of the grid voltage, which can
be used for coordinate transformations to and from the dq frame (Sec. 2.2). Frequency
and voltage band controls are ancillary services that the converter can provide, through
the control of active and respectively the reactive currents, with limitations to its rated
power. Whenever the converter is to be operated as active rectier the dc-link voltage
is controlled, reacting on the converter active current reference (Sec. 2.4). The current
control is the core of the grid converter's control structure, its operation shaping the
performance of the complete system [25, 4] (Sec. 2.3). This is the closed-loop with
the highest bandwidth and it has to provide high dynamic response, reduce the output
current harmonic distortion or it must control specic harmonic frequencies in case
of active ltering [26]. Finally, the modulation strategy is the converter's topology
dependent open-loop algorithm which converts the reference voltage into discrete steps
to achieve the desired output voltage after ltering.
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Figure 2.1.: General control structure of dc-ac grid converters
In the following, a review of the state of the art control structures is presented. The
ancillary control strategies (f and v control) are not considered in this work, since it is
a service dependent on the converter power ratings and dependent on the application.
Modulation strategies are also not discussed in this chapter, these being dependent on
the used converter topology and current controller. For linear current control methods
however, a pulse width modulation (pwm) strategy is considered to generate the duty
cycles based on the input voltage references.
2.2. Synchronization Methods
The grid converter's synchronization with the grid voltage is one of the key methods
that are mandatory to be used. It is critical to detect the correct phase angle of the grid
voltage, to allow a safe and smooth connection and to be able to inject/draw the desired
currents. Phase-Locked-Loops (pll) are the most popular methods used nowadays,
introduced in 1923 [27] with the rst patent from 1932 [28]. In Fig. 2.2 the general
pll structure is shown, consisting of a Phase Detector (pd), Loop Filter (lf) and a
Controlled Oscillator (co).
Input Signal Phase Detector 
        (PD)
Controlled Oscillator
      (CO)
Phase Error Loop Filter 
     (LF)
Static Phase Error
Reconstructed Signal
Figure 2.2.: Phase-Locked-Loop General Structure
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The role of the pd is to generate the phase error between the actual input signal and
the internal reconstructed signal. The phase error is then ltered by the lf, output used
to reconstruct the signal with the co. First implementations were realized with analog
circuits, the pd being implemented with a multiplier, the lf with a rc low-pass lter
and the co with a variable capacitor to control its resonant frequency based on the input
bias voltage. Nowadays, the pll as well as the control implementation is discretized and
implemented in digital signal processors (dsp), where the lf is a pi controller and the
co is an integrator usually with a feed-forward term in the input.
Depending on the input signal(s), adaptation of the pd module results in a classication
of the pll methods in three-phase (see Sec. 2.2.1) and single-phase (see Sec. 2.2.2) pll's.
With the development of methods for generating the virtual β component from a phase
voltage [29], basically the single-phase pll becomes a particular case of the three-phase
pll. This is used in single-phase systems or in particular three-phase systems with
independent phase voltage synchronization and control, see application in Sec. 6.3.
2.2.1. Three-phase methods
Three-phase synchronization methods can be classied in open-loop and closed-loop.
One of the simplest synchronization technique is to transform the input three-phase
voltages in αβ or dq frames (see A1), lter out the harmonics and calculate the angle
from the αβ frame using the inverse tangent function [30]. However, the operation
during voltage frequency deviations requires adaptation of the resonant lters and the
behaviour during unbalanced input voltages is poor. Another proposed structure is
based on Kalman ltering algorithms [31], structure which provides good accuracy under
distorted and unbalanced input signals. The disadvantage is the high required processing
power as well as selecting the optimal covariance matrices [32].
abc

v
Filter
, filtv
dq
 Filter
dv
0qv
 
+- PI
qv

ff
++ I
 ,q filtv 

abcv
Figure 2.3.: Three-phase pll general structure
The widely accepted and used synchronization method for three-phase systems is pre-
sented as a general structure in Fig. 2.3, the dq-pll also known as the synchronous refer-
ence frame pll (srf-pll). The three-phase quantities are transformed in the dq frame
using the estimated phase angle, and the phase angle error is reected in the alignment
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on the q axis of the voltage vector. This phase angle error is regulated by the pi con-
troller to zero, and the pi tuning (usually done with the symmetrical optimum [33])
denes the pll dynamic performance.
The basic structure implemented without the ltering blocks, works well on balanced
and light distorted grid voltages. However, in a case of a grid fault or transients of high
power electronics, the grid voltages may be highly distorted and unbalanced and the
srf-pll cannot detect the correct grid voltage phase angle.
To mitigate the distortion, ltering either on the αβ frame or on the dq frame can
be implemented. Basically with the decrease of the bandwidth of the pi controller, a
natural low-pass ltering can be achieved with the disadvantage of overall pll slower
dynamics.
The grid voltages ltering on the αβ frame based on the Second Order Generalized
Integrator (sogi) is a solution with theoretical no delay. The Double sogi pll (dsogi-
pll) structure was introduced in [34], presented in Fig. 2.4. For grid control structures
where only the control of positive sequence currents is desired, distortion immunity is
required, the dsogi-pll represents a reliable synchronization solution at a relatively
small computation cost.
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Figure 2.4.: Double SOGI Phase-Locked-Loop algorithm [34]
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The core of the ltering algorithm on the αβ components of the grid voltage is the sogi
Quadrature Signal Generator (sogi-qsg) [35], see Fig. 2.5. At a given input signal, this
block has a theoretical innite gain at the given angular frequency ω. Therefore it is
possible to extract from the input signal only the desired frequency components, like
the fundamental component of the grid voltage. Moreover, the output of the second
integrator is the ltered output signal with a 90◦ phase shift delay called in quadrature
signal [36] or orthogonal signal [35]. Therefore, the output of the sogi gives the ltered
input signal which can be aligned on the α axis on the stationary frame (αβ ) and
the quadrature signal can be aligned on a virtual β axis. Having this, the grid voltage
αβ components can be decoupled in positive and negative sequence by the Positive
Negative Sequence Calculator (pnsc) shown in Fig. 2.4.
k
v
I
v
I
v

qv
Second OrderGeneralized Integrator
+- +-
Figure 2.5.: Quadrature Signal Generator based on sogi (sogi-qsg) [35]
To be able to extract the correct grid voltage angle under unbalanced condition the
decomposition of the positive and negative sequences of the grid voltage is required.
This is achieved using the instantaneous symmetrical components (isc) method [37].
Based on the isc decomposition of the grid voltage it is possible to synchronize only
with the positive sequence of the grid voltages, and the Decoupled Double Synchronous
Reference Frame pll (ddsrf-pll) was introduced [38, 4]. Having also the magnitudes
of the positive and negative sequences of the grid voltage, given by this structure, it is
possible to inject/draw also unbalanced currents to reduce the power system oscillations
[4]. However, the structure presented in [38] is not feasible under a highly distorted
grid.
New synchronization methods were introduced recently, the locked-loop being realized
on the grid frequency rather than on the grid phase angle, such as: Adaptive Notch Filter
(anf) [39], dsogi Frequency Locked Loop (dsogi-fll) [40, 36]. This synchronization
methods are claimed to present increased robustness [36], and may bring benets in
control structures based on αβ frame [4].
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2.2.2. Single-phase methods
First developed synchronization methods were designed for independent sinusoidal sig-
nals [27], used also nowadays with basically the same structural building blocks. Re-
search and development has led to improvements in the synchronization performance,
optimizing the performance for the specic application. Several methods are available to
be used, in open-loop or closed loop. Synchronization in open-loop is usually based on
lters, from which we can distinguish the following methods: discrete Fourier transform
(dft) [31], weighted-least-square-estimation (wlse) [41], adaptive notch lter (anf)
[42], Kalman ltering [31] and articial neural networks (ann) [43]. Closed-loop syn-
chronization methods are based on pll from which various methods were proposed with
particular pd implementations: Enhanced pll (epll) [44], Adaptive pll [45] and in
quadrature signal generation (qsg) based pll's. The qsg-pll is in fact a particu-
lar implementation of the srf-pll adapted for single-phase systems, with the general
structure shown in Fig. 2.6.
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Figure 2.6.: Single-phase srf-pll general structure
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Figure 2.7.: Single-phase srf-pll based on sogi-qsg
Dierent solutions can be adopted for the quadrature signal generation on the voltage
to be synchronized with, such as: T/4 Transport Delay, Hilbert Transform, Inverse
Park Transform, Generalized Integrator (gi), Second Order Generalized Integrator [4],
D-lters based [46] and Kalman lter based [47]. The rst three methods do not ensure
ltering and therefore in Fig. 2.6 a lter needs to be employed either on αβ or dq frames.
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The Kalman lter-based method requires variable sampling time to correct the errors
due to frequency deviations, fact that may not be allowed by the digital implementation
platform. The gi, sogi and d-lter based methods however, apart from generating the
in quadrature signal provides also ltering at the tuned frequency and are frequency
adaptive. Therefore, implementing one of these structures the optional blocks from
Fig. 2.6 can be disregarded. Fig. 2.7 shows the structure of the single-phase srf-pll
based on sogi-qsg, structure which is applied in Sec. 6.3.
2.3. Current Control Methods
The grid converter's current control method is the core of the control structure, its
performance being critical for the dynamic response, operation during grid faults and
output current distortion to comply with the grid connection requirements [4]. The
basic function is to control the current in the output lter (L or LCL) to the desired
reference, by modulating the available dc-link voltage. Many current control concepts
were proposed over the time, linear and non-linear, with advantages and disadvantages
which are selected and applied for dierent applications. Linear controllers are based on
pwm modulation using proportional resonant (pr) controllers or deadbeat controllers
in the natural abc frame or the stationary αβ frame, or pi controllers in the dq rotating
frame. Non-linear controllers are based on pwm such as passivity based control (pbc), or
on on-off control such as hysteresis and predictive control with minimization criteria.
2.3.1. Natural frame
The current control in the natural abc frame requires controllers that can compensate
eectively the error of sinusoidal signals, and adapt with the frequency change [48, 49,
50, 51]. The structure using pr controllers to regulate the error on the fundamental
frequency, introduced in [48], is shown in Fig. 2.8. To eliminate the harmonic content of
low order harmonics, resonant integrators are tuned at the required frequencies [50].
Two controllers are normally required in a three-phase system, when regulation of the
currents is done symmetrically. Whenever it is desired to control the currents indepen-
dently, a third controller can be employed [52]. It was shown that it is possible to control
the active and reactive power without the use of any transformation from the dq frame,
using the structure from Fig. 2.8 in combination with the single phase pll structure from
Fig. 2.7. However, the plant of the three-phase load/source is not decoupled in single
phase systems and therefore the control of the three phases must be done coordinated
with respect to phase shifts and injected/drawn currents sequence [4].
Current control implementation using pi controllers in abc frame was one of the rst
used methods [53]. Because of the steady state error, implementations were done in
dq frame. However, it was shown that the pi current controller can be used in the
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Figure 2.8.: Natural frame abc current control with pr controllers
abc frame with very good transient and steady state performance, if it is enhanced with
pwm transport delay compensation [54]. The steady state error is not removed, but the
reference tracking is accurate and with improved transient response.
Another type of controller which can be used in the abc frame is the deadbeat (db)
controller. It is a linear predictive controller introduced in 1973 [55] and rstly used
in power electronics in 1985 [56], also called One Sample Ahead Controller. It predicts
the current error on the next sample based on current and previous measurement, and
generates the duty cycle to eliminate the error at the end of the next switching period.
The prediction however, is based on the plant model and therefore is highly sensitive to
parameters change. To overcome this drawback, the articial decrease of the controller
constant term in its transfer function leads to an increased damping [57] and therefore
allowing the operation over a wide parameter change in the plant (L or LCL lter).
2.3.2. Stationary frame
Transforming the feedback currents from the natural abc frame to the stationary αβ frame,
using the Clarke transformation (see A1→Eq. 1), regulation of the three-phase currents
can be done using two sets of controllers. Compared with the natural abc frame, the
same computation burden is required when indirect control of the third phase is done.
It must be noted that in the αβ frame the controllers of the two in quadrature α and
β, have both a direct inuence on all three phases. The control structure using pr
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controllers for fundamental and harmonics compensation is shown in Fig. 2.9. The zero
sequence component is not considered, because normally there are no zero sequence
produced currents in the three-phase system with isolated neutral [58].
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Figure 2.9.: Stationary frame αβ current control
Under unbalanced grid condition, the control of the positive and negative sequence cur-
rents with this structure can be achieved [50], only by having the two sets of controllers
from Fig. 2.9. Generation of current references has a major inuence on the current con-
trol performance [59]. Whenever the current references are given in d and q components
and transformed in αβ frame, rotated with the pll angle of the positive sequence, only
the positive sequence error is compensated.
2.3.3. Rotating frame
One of the most used control techniques in control of electrical machines and grid con-
nected converters is the rotating dq frame control, also called voltage oriented control.
The use of pi controllers to control three-phase ac currents cancelling the error of two
in quadrature dc currents (dq) is made possible by using the Park transformation (see
A1→Eq. 3). The steady state error is brought to zero [60] since the classical integrator
has innite gain at zero frequency, and the performance is similar to a resonant control
in stationary frame [49]. The particularity of the dq frame control is that due to the ro-
tation with the angular frequency ω, the resulting d and q components are coupled in the
converter model [61]. Therefore a decoupling network is necessary to be implemented,
see Fig. 2.10, to decouple the two pi controllers actions on the two axis. However, the
decoupling is not ideal since the plant inductance is not known precisely.
Feedforward of the dq components of the grid voltages is required to minimize the eort
in the pi controllers, as shown in Fig. 2.10. When the grid voltages are distorted, ltering
is necessary to deliver a clean reference for the pwm modulator.
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Figure 2.10.: dq current control
Regarding harmonic compensation in dq frame, it can be implemented using resonant
integrators tuned between two compensating frequencies (h+ ω and h− ω) [62, 63, 64]
(eg. 6th, 12th, 18th). This is valid in the case of compensating the harmonics generated by
diode rectiers, having for instance in stationary frame negative sequence 5th harmonic
and positive sequence 7th harmonic which rotated with ω in dq frame results in negative
and positive 6th harmonic. This results in a reduced number of used resonant integrators
for harmonic compensation.
The compensation for the fundamental frequency is done only for the sequence that is
used to rotate the abc components, which usually is the positive sequence. For control
of the negative sequence currents, if necessary in case of faults, another set of controllers
is required with two more transformations. Moreover, the second harmonic ltering is
necessary due to the power oscillations given in this case (see A2→Eq. 10,11).
2.3.4. Hysteresis
Hysteresis control is a type of nonlinear control based on on-off controllers for each
phase, structure shown in Fig. 2.11. Each controller reacts to the measured current, and
keeps the error in the hysteresis band as shown in Fig. 2.12 [65]. Thus, the maximum
phase current error is equal to half the hysteresis band h, the maximum line current
error is 2h and maximum current vector error is 4h [53].
The operation of hysteresis current control is inferior to pwm based control at low mod-
ulation index due to the required high switching frequency. However, grid connected
converters operate at high modulation indices all the time. The advantages in the basic
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implementation are: high dynamic performance, control and implementation simplicity,
and independence of the load parameters give robustness. One of the disadvantage is
the stringent requirements on the current sensing, which direcly inuences the controller
performance. The current measurement must be noisefree, and if the control is imple-
mented in a processor the sampling frequency and resolution of the analog to digital
converter must be high.
The main concern of the hysteresis control technique is the variable switching frequency.
The operating switching frequency is also inuenced by the coupling between phases,
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where the error of the three-phase current vector is high (see Fig. 2.12.(b)). Operating
the converter at variable switching is not desired, especially for high power, because of
the spread harmonic spectrum. Therefore, work has been done to reduce the interaction
between phases by using adaptive hysteresis bands in order to achieve constant switching
frequency [66, 67]. This however increases the control complexity, but the dynamic
response and robustness is not aected.
2.3.5. Direct power control
The principle of controlling indirectly the grid currents by controlling the instantaneous
active and reactive powers was introduced in 1991 [68], with the basic control struc-
ture shown in Fig. 2.13. Two hysteresis controllers are used to control the active and
reactive power, and the switching table selects the appropriate voltage vector with the
sector given by the grid voltage angle. Advantages like no coordinate transformation, no
required decoupling in the control of active and reactive powers, and the fast response
makes this control strategy very attractive.
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Figure 2.13.: Direct power control structure
Based on the same principle, control structures were introduced to implement the con-
trol with reduced number of sensors, by using estimators [69, 70]. Measuring only the
converter's output currents, the direct power control (dpc) can be implemented by es-
timating the grid voltages and the instantaneous output/input powers [69]. Looking at
the power grid as to a virtual generator, another dpc method was developed based on
the estimation of the virtual ux, this being used to calculate the instantaneous pow-
ers [70]. However, the disadvantages of the hysteresis controller such as requirement
of high sampling frequency and variable switching frequency and are still present. To
compensate for this drawbacks, the direct power control using space vector modulation
(dpc-svm) was introduced in [71], shown in Fig. 2.14.
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In the dpc-svm, the active and reactive powers are regulated using pi controllers which
give the voltage references in the dq frame. Therefore, an additional dq to αβ transfor-
mation is necessary and the control has to rely on a correct estimation of the grid phase
angle.
2.3.6. Predictive
The predictive control theory was started in 1960's by Kalman [72], and the rst patent
on a predictive control system for aircraft positioning system was published in 1965
[73]. The application to ac machines control was introduced by Holtz in 1983 [74],
minimizing the spatial current vector error in the complex plane. The basic structure of
the predictive current control is shown in Fig. 2.15.
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Figure 2.15.: Basic structure of the predictive current control
Based on the load model, the actual and previous measurements, the value of the next
sample of the grid current is estimated. Based on the given prediction (ig,(k+1)) and the
reference current for the next sample (i∗g,(k+1)) a switching vector will be selected which
must minimize the current error. Next, the selection of the switching vector can be done
depending on the predened minimization criteria which can minimize the switching
frequency, minimize the response time or reduce the current distortion.
Based on the described control principle, a new concept for decision on which switching
vector sequence will be applied at the next state was introduced in [75]. This method
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denes a weighting function which incorporates the minimization criteria. Calculating
the weighting function for all the possible vectors that can be applied, the vector with
the smallest weighting function is chosen.
The combination of the dpc structure with the predictive selection of the switching
vectors sequence was introduced in [76], control structure shown in Fig. 2.16.
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Figure 2.16.: Predictive Direct Power Control
Using the instantaneous power theory the active and reactive powers are calculated.
Based on the load model, the active and reactive power slopes (fp,1−2−3, fq,1−2−3) are
estimated for the given switching sequences from the switching table. Having the power
slopes and the measured powers at the current sampling, the active and reactive power
in for the next sample can be predicted. Therefore, having also the active and reac-
tive power references, based on the imposed minimization criteria the next switching
sequence and application time can be computed. One of the selection criteria can be the
achievement of constant switching frequency [76].
2.3.7. Passivity based control
Passivity based control (pbc) introduced in 1988 by Ortega [77] is a nonliniar control
approach, which uses the energy to describe the state of the system. The system passivity
is given by describing the energy ow to/from the ambience, and it was successfully
applied in many applications [78, 79, 80, 81, 82]. An energy-based controller shapes the
energy of the system in such a way to reach the desired state. The control is achieved
by an energy reshaping, injecting damping to modify the dissipation of the system.
The rst formulation was based on the Euler-Lagrange equations for energy shaping,
mainly suitable for the control of electrical machines [78]. However, for electrical systems,
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other formulations were described in the literature: Port-Hamiltonian [83] or Mixed-
Potential [84].
Port-Controlled Hamiltonian Systems with Dissipation
The port-controlled Hamiltonian system with dissipation is described by the Eq. 2.1
[85]:
dx
dt
= [J(x)−R(x)] · ∂H(x)
∂x
+ g(x) · u
y = gT (x) · ∂H(x)
∂x
(2.1)
Here, x is a vector of n dimension, H(x) is the function that represents the total stored
energy, J(x) and g(x) are the interconnection matrices, and R(x) is the matrix that
represents the dissipation. The interconnection matrices must respect the conditions
from Eq. 2.2:
J(x) = −JT (x)
R(x) = RT (x) ≥ 0
(2.2)
The energy-balance then is given by Eq. 2.3:
dH(x(t))
dt
= uT (t) · y(t)− ∂
TH(x(t))
∂x
·R(x(t)) · ∂H(x(t))
∂x
≤ uT (t) · y(t) (2.3)
Based on the above formulation, two control concepts were dened: Control by Inter-
connection, and Passivity-Based Control of port-controlled Hamiltonian systems with
dissipation [85, 81].
In the Control by Interconnection, a desired port-controlled Hamiltonian system with
dissipation is imposed in the closed loop, with the matching equation given by Eq. 2.4:
[J(x)−R(x)] · ∂H(x)
∂x
+ g(x) · uC(x) = [JC(x)−RC(x)] ·
∂HC(x)
∂x
(2.4)
Here, the imposed port-controlled Hamiltonian system with dissipation (JC ,RC ,HC -
"controller") must match the plant and the control function is uC(x) [85, 82]. The
controller is given by the state feedback interconnection from Eq. 2.5, where e, eC are
external signals inserted in the feedback.
u = −yC + e
uC = y + eC
(2.5)
The Passivity-Based Control of port-controlled Hamiltonian systems is basically a par-
ticular case of the Control by Interconnection, where the passivity-based control low is
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taken from the state feedback u = α(x):
g(x) · α(x) = [J(x)−R(x)]∂HC(G(x) + c)
∂x
(2.6)
Here the state feedback u = α(x) can be derived from the interconnection of the two
systems considered in Eq. 2.4.
Mixed-Potential Function
The Mixed-Potential formulation is based on the following dened function [84]:
P (iL, vC) = [PR(iL) + PE(iL)]︸ ︷︷ ︸
Current Potential
− [PG(vC) + PJ(vC)]︸ ︷︷ ︸
V oltage Potential
+ [PT (iL, vC)]︸ ︷︷ ︸
Circulating Power
(2.7)
Here, the rst term is dened as a current potential which is related with the current-
controlled resistors and voltage sources, the second therm is a voltage potential which is
related with voltage-controlled resistors and current sources and the last therm is related
to the internal circulating power across the dynamic elements (see Eq. 2.8).
PR(iL) =
iL∫
0
vR(i
′
L) · di
′
L
PG(vC) =
vC∫
0
iG(v
′
C) · dv
′
C
PT (iL, vC) = i
T
L · ψ · vC
(2.8)
Here, ψ is the interconnection matrix which is determined by Kirchho's voltage and
current laws.
Based on the Mixed-Potential formulation, the curent and dc voltages controls of the
cascaded h-bridge converter was developed in [79, 80].
2.4. DC Voltage Control
The grid converter's dc voltage control is activated whenever the supplied/drawn power
on the dc side is current controlled. This functionality is also called Active Rectifier
Operation, and is very common for wind turbines, photovoltaic systems, fuel cells and
battery energy storage systems [5]. The general control schematic is shown in Fig. 2.17.
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The dc-link dynamics is described in Eq. 2.9:
CDC
dvDC
dt
= iDC − iLoad − iC (2.9)
Here, iDC is the current supplied/drawn to/from the dc-link capacitor, iLoad is the cur-
rent supplied/drawn to/from the ac grid and iC is the current supplied/drawn to/from
the dc-link capacitor. Thus, the higher the installed capacitance the higher the dier-
ence between the supplied and drawn current can be, for a given voltage variation. In
complementary, when the load current matches very accurately the supplied current, the
installed dc-link capacitance can be reduced to a minimum.
The tuning of the dc control loop is strictly dependent on the installed capacitance.
A general approach to chose the minimum dc-link capacitor value, is given in Eq. 2.10
[86]:
Cmin =
∆QC,max
∆VDC,max
=
max
(∫
(iC − iC,avg)dt
)
∆VDC,max
(2.10)
Here, ∆QC,max is the maximum capacitor charge variation, which is given by the capac-
itor current ripple apart from the current drawn by the capacitor itself.
The dc voltage controller from Fig. 2.17 is normally implemented with a pi controller,
which is designed using the symmetrical optimum principle [87, 4]. The bandwidth of
this pi controller must be lower compared with the current controller bandwidth, to
ensure decoupling between the two control loops. This leads to slower dynamics in the
dc voltage regulation. To improve the dc-link dynamics, feed-forward on the current
reference should be used. This can either be implemented by having a measurement of
the load current or designing an observer [88].
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An important issue in the dc control loop is the situation when there is a second har-
monic voltage ripple due an unbalance in the grid voltage, or when using converter
topologies based on h-bridge (see Ch. 6). The usage of an additional resonant controller
tuned at the 2nd harmonic frequency was proposed to be used in this situation [89]. How-
ever, this solution leads to a distortion of the grid current with a 3rd harmonic. When
this situation is not desired, just the feedback ltering of the dc-link voltage should be
implemented either by averaging on the 2nd harmonic period or using a notch lter.
2.5. Summary
A brief description of the main control principles used for grid converters was given
in this chapter, such as: phase-locked-loop (pll) methods, linear and some non-linear
current control methods and dc-link voltage control.
A review of the pllmethods was given, with implementations for three-phase and single-
phase. This is a very important building block in the grid converter control development.
Three-phase pll methods are widely used in three-phase converter due to a simplied
implementation and reduced computational burden. Single-phase pll methods can be
used in special cases for three-phase converters when the processing power is available
and if the topology requires the independent phase control.
Intensive research on current control strategies over the past years led to the introduction
of many dierent concepts. Linear controllers are widely used in the industry, where the
dq frame control is the most spread at the moment. It is disadvantageous that the d
and q components need to be decoupled, and this is not ideal. Moreover, the behaviour
during unbalanced grid voltage is in question, due to the second harmonic oscillation
on the normally dc signals on the d and q axes. Stationary αβ and natural abc frame
controller making use of proportional resonant regulators are an alternative, to overcome
this unpleasant situation. In the αβ control, the axes are naturally decoupled, and both
the positive and negative sequences are controlled at the same time with the same
controllers. However, the generation of reference signals is very important, and must be
carefully implemented. Hysteresis and direct power control techniques are interesting
alternatives, which are very robust and with excellent dynamic performance. However,
implementations with constant switching frequency and well dened current spectrum
must be considered. Predictive control is an emerging technique, where the minimizing
criteria can bring important benets for dierent applications. However, its dependency
on the load parameters and high computational burden are the main disadvantages.
Passivity based control is a nonlinear control concept, that uses the energy to describe
the state of the system. It was shown that using control structures based on this concept
gives robustness against load parameter variation and enhances the overall operation
stability.
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When operating the grid converter in active rectier mode, which is in most of the
cases, the second harmonic ripple on the dc-link must be taken into consideration when
designing the control loop. Moreover, with the trend to reduce the installed capacity
and therefore reduce the decoupling between the supply and load, the proper dc voltage
control must be ensured.
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Chapter 3.
Active Rectier Implementation for
a HV Energy Storage Test Bench
This chapter presents the design, control and experimental results of a lv two-level active
rectier, grid connected through an lcl lter, implemented for a hv battery energy
storage test bench
3.1. Introduction to the Energy Storage Test Bench
The increase of power generation based on volatile sources as wind and solar requires
special considerations for power management in electrical networks. The power manage-
ment can be done using conventional power plants or energy storage systems. Conven-
tional power plants are more ecient having a stationary or predictive load situation.
Energy storage is the key technology to integrate renewable energy sources on large scale
into the present power systems, without compromising its stability. Storage systems can
partially compensate the uctuations of the volatile power sources. Battery energy stor-
age systems oer scalable solutions for high power and high energy demands of up to
100 MW and 100 MWh [90, 91]. When the installed power goes up to the highest levels,
series connected batteries will be necessary to reduce the current levels and thus the
overall system losses. The charging and discharging characteristics of series connected
batteries up to several kV is unknown. To test the operating behaviour of 360 series
connected 12 V lead-acid battery blocks, a test bench with 100 kW and 120 kWh was
realized [92].
The test bench power electronic interface has a two stage conversion, consisting of a
galvanic insulated 3-level/2-level dual-active bridge dc-dc converter and a 2-level dc-ac
converter, for the 50 Hz, 400 VLL grid connection, see Fig. 3.1. The dc-dc converter has
a maximum transformation ratio of 8 and acts as a charging/discharging unit, controlling
the batteries' current. The power rating transfer is between 5 kW and 100 kW.
To x the dc-dc converter's transformer potential on the high voltage side, the 3-level's
neutral point and the battery stack midpoint are connected and grounded. On the low
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Figure 3.1.: Test bench power electronic interface
voltage side, the dc-link midpoint is grounded. This will indirectly x the potentials
of both transformers. This is also the path for the inherent common mode currents of
both low voltage converters.
The installed dc-link capacitance between the dc-dc converter and the inverter is a
trade-o between the capacitors price and maximum allowable voltage ripple. The dc-
dc converter is switched with 1 kHz, producing a current ripple which is absorbed by
the common low voltage dc-link. The dc-ac converter is switched with 3.15 kHz and
controls the grid current with a power factor of ±1, with a dc voltage control as outer
loop. Therefore, the dimensioning must take into account the achievable dc control
bandwidth to keep the ripple at a level where the current loop is not aected.
3.2. Hardware breadboard of the DC-AC converter
The grid side converter uses the classical 2-level hard-switched topology with a lc lter
having delta connected capacitors and a low frequency transformer for insulation, see
Fig. 3.2. The transformer acts also as lter inductor on the grid side, considering its
leakage inductance. The Y y0 winding connections allow the propagation of asymmetrical
grid faults in all three phases in the transformer winding on the converter side [93]. This
is an important advantage for the current control loop stability.
Inrush current limiting resistors are installed to reduce the dc-link capacitors charging
current, the free-willing diodes current and the transformer magnetizing current. The
grid converter's rated power is 110 kVA. Thus, it theoretically can provide or consume
reactive power on demand while charging/discharging the batteries at rated current
(145 Arms). The chosen lter inductance is Lf = 0.2mH at rated power and lter
capacitor of Cf = 47 µF, resulting in an attenuation of around 30 dB at the switching
frequency of 3.15 kHz. The lter capacitors' and inductors' parasitic resistances are in
the range of mW and thus a small natural lter damping is achieved.
Measurement of the grid current for the inner control loop is done on the grid side of the
equivalent LCL lter, using hall sensors for each phase to avoid the cumulative error when
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Figure 3.2.: Grid converter test setup
using two sensors only. This solution has the advantage of achieving stable operation
without damping, and natural achievement of the unity power factor1 operation of the
current control when the reactive current reference is set to zero [94]. The grid voltages
are sensed on each phase at the coupling point.
The output power of the dc-dc converter can be controlled much faster than the output
power of the dc-ac converter. The dc-dc converter is capable of switching between
positive full power to negative full power during one switching period. Thus, in case of
a grid disconnection/fault while discharging batteries there is the possibility of common
dc-link overvoltage, in the worst case scenario when the dc-dc converter does not
reduces the transfer power. Therefore, as an additional hardware protection, a brake
chopper was installed in the dc-link with trigger from an independent control platform
as a last layer of the protection system.
1Power factor is with respect to the coupling point. The power factor with respect to converter is
always capacitive, to provide the necessary reactive power consumed by the lter inductors and
output transformer.
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3.3. Control of the DC-AC grid converter
The test bench control sets the reference power, owing to or from the batteries depend-
ing on the operation mode, state of charge and voltage balancing. The batteries' voltage
is changing very slowly with the state of charge. Therefore the dc-dc converter control
calculates the reference dc current from the reference power. Thus, the batteries' cur-
rent is the only control parameter of the dc-dc converter and this is the only unit which
controls the transferred power. Its bandwidth would allow the control of the common
dc-link voltage, but this is not intended because the purpose is to directly control the
batteries' current. The overall test bench control can therefore set the constant power
or constant current charge/discharge modes. The common dc-link voltage is controlled
by the grid converter to be constantly 750 V. The voltage level assures a sucient con-
trol margin to inject/draw full power for a wide grid impedance variation. Ideally, to
optimize both converters' losses, the level should be adjusted depending on the required
power transfer and grid impedance. Having both converters controlled by separate plat-
forms and for control simplicity the common dc-link voltage is kept constant. The
dc-link voltage error dictates the dc-ac converter's active power transfer, while the
test bench power reference is taken as feed-forward to help the voltage controller during
transients.
The grid converter control structure regulates the dc-link voltage to achieve the power
balance between the two interconnected sources, regulation achieved by controlling the
grid current as inner loop synchronized with the grid voltage. A proportional integral
(pi) controller is normally employed for dc voltage regulation, which acts on the active
current exchange with the grid while the active power reference given by the test bench
control improves the controller transient response, see Fig. 3.3.
The reactive current can be controlled with the feed-forward term. However, there is
no need to inject reactive power for this test bench and only active power transfer is
realized. For the current control there are several possibilities with respect to the chosen
reference frame in the case of linear controllers, hysteresis control or predictive control
[57]. The stationary frame control (αβ) was used in this work since it provides the
following advantages: xed dened current spectrum, low dependency on grid impedance
variation, no cross coupling terms required, grid voltage feed forward is not required and
the harmonic compensation (hc) can be easily implemented in the same control frame
for the low frequency components. The inuence of the grid voltage harmonics on the
current controller can be reduced with this structure. Using the resonant integrators,
the injected grid current harmonics which are by nature present in the current feedback
are compensated.
A phase-locked-loop (pll) structure that is able to lter the grid voltage from harmonics
and extract the positive sequence for synchronization was used [34], see Fig. 3.4. The
double second order generalized integrator (dsogi) lters the αβ components and the
positive-negative sequence calculator (pnsc) is used to extract only positive sequences
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for synchronizing in the synchronous reference frame pll (srf-pll). It was shown that
this structure provides very good accuracy with relatively small computational cost.
Discretisation of the sogi, as well as for the resonant integrators used in αβ current
control was realized using the Euler method, as shown in [35]
Depending on the batteries state of charge and the requested converter functionality, the
control can be further enhanced with partial or total voltage harmonic compensation for
the required frequencies.
Having the current sensed on the grid side, neglecting the parasitic resistances of induc-
tors and capacitors, the following transfer function characterizes the plant [94]:
GLCL(s) =
ig(s)
vc(s)
=
1
LgLfCfs
1
(s2 + ω2res)
, where ωres =
√
Lf + Lg
LgLfCf
(3.1)
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Here, Lg represents the total inductance on the grid side (grid and transformer leakage
inductances). The point of common coupling parameters were measured, characterized
by an impedance in the range of 0.2 W to 0.3 W mostly resistive, translated in a short
circuit current around 1 kA. To ensure a stable lter grid connection, the harmonics at
its resonant frequency (1.34 kHz) need to be avoided. The grid voltages spectrum is
shown in Fig. 3.5. It can be noticed the high magnitude of the 7th harmonic which is
reected in the current spectrum without compensation, as shown in the experimental
results (see Fig. 3.10).
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Figure 3.5.: Grid voltage harmonics at the coupling point
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Typical control implementations are performed with sampling frequency equal with the
switching frequency where the point of data acquisition is at maximum or minimum
of the triangular carrier. In this case (single edge sampling) the equivalent closed loop
control delay is 1.5 TSW (switching periods). In this work, to reduce the closed loop
delay further, the sampling takes place at both maximum and minimum of the triangular
carrier (double edge sampling) as seen in Fig. 3.6. This results in an equivalent closed
loop delay equal with TSW [95].
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Figure 3.6.: Measurements double edge sampling
As seen in bode diagram from Fig. 3.7, the magnitude peak at lter's resonant frequency
is reduced due to the lter capacitor's parasitic resistance.
Figure 3.7.: LCL lter bode diagram Figure 3.8.: Root locus with fs = 2fSW
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Stability margin can be achieved without damping, with the gain range given in the root
locus from Fig. 3.8 using double sampling frequency (fs = 2 · fSW ).
3.4. Active rectier interaction with DC-DC
converter
To meet the stability requirement under transient conditions, the control bandwidths of
the slowest loop sets limitations of the other control parameters. In the present case, the
dc-ac converter control bandwidths are limited by the switching frequency and the lter
resonant frequency. The inner control loop must be tuned to operate below the lter
resonant frequency and to t the lcl stability margin. The dc-link voltage control
as outer loop must be tuned with more than twice smaller bandwidth to ensure the
stability margin. The dc-link capacitor's voltage variation is given by Eq. 3.2. During
transients, the dc-dc converter's dP/dt is limited by Eq. 3.3 for a given maximum
voltage variation.
vC(t) =
1
C
∫ t
t0
iC(t) · dt+ v(t0) (3.2)
dPmax,dc-dc(t)
dt
= V ∗
DC,DC−AC
· diC,max(t)
dt
= V ∗
DC,DC−AC
· C · d
2Vdc,max(t)
dt2
(3.3)
The dc-link capacitor's current during transient and steady state is given by:
iC(t) = idc-dc(t) + id,dc-ac(t) (3.4)
Here the dc-dc converter current is the low voltage dc-link current which is indirectly
controlled with respect to the battery's controlled current. The d axis current is im-
posed by the grid converter's dc-link voltage control. For the present application the
theoretical maximum dP/dt was set to 1 kW/ms for a maximum dVDC/dt of 2 V/ms
(40V/20ms) with an installed dc-link capacitance of 13.6 mF.
Regarding the dc-link capacitors' size, the maximum allowable ripple current must be
considered. A simulation model of both converters was performed. The converters
interaction during discharge steady state mode at 100 kW is presented in Fig. 3.9.
Due to unsynchronized switching states between the dc-ac and the dc-dc converters,
an increased capacitor's current ripple can be noticed. The dc-dc current harmonics
are centred at twice its switching frequency and multiples due to the low voltage h-
bridge, while the dc-ac converter's dc current harmonics are centred at twice the
switching frequency. Thus, according to Eq. 3.4, the ripple currents of both converters
are found on the capacitor's current. This current ripple can be reduced by choosing
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Figure 3.9.: Interaction of the dc-dc and dc-ac converters for discharge operation
the dc-ac converter's switching frequency as exact multiples of the dc-dc converter
switching frequency, together with a modulation carrier's synchronization. Further ripple
reduction can be achieved using a three-phase dc-dc converter [96].
3.5. Experimental results
Each converter is controlled with its own control platform. In the rst stage, the grid
converter was tested as stand-alone using a power supply to emulate the dc-dc converter
and the series connected batteries.
Fig. 3.10 shows the current controller operation without harmonic compensation (only
the fundamental resonant compensators). Here the power supply is voltage controlled
and the dc-ac grid converter's voltage control loop is not enabled. As expected from the
grid voltage harmonic analysis (see Fig. 3.5), distortion of the grid current is with high
magnitude of the 7th harmonic. Implemented current control parameters are kp = 2 and
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ki = 1000 selected to achieve a bandwidth of around 500 Hz. In Fig. 3.11 the harmonic
compensation for 7th harmonic was enabled with the integrator gain kih = 500, and the
current at this frequency was brought to zero.
Figure 3.10.: Current control without HC Figure 3.11.: Current control with HC
In Fig. 3.12.(a,b,c,d) the experimental results are shown for light load operation, limited
by the power supply ratings. Data was recorded from the control platform and plotted.
Here the power supply is current controlled and the grid current is positive (emulated
discharge).
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Figure 3.12.: Active rectier light load experimental results
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The phase a current spectrum against the harmonic standard EN 61000-2-4 is shown
in Fig. 3.13, for the light load operation mode from Fig. 3.12. The current control uses
harmonic compensation for 5th and 7th harmonics and the voltage control parameters
are kp = 0.2 and ki = 10. It can be noticed the low magnitude of odd harmonics, even
at light load (20 kW). It is interesting to notice the increase of 8th and 10th harmonics
at this operation mode. The 10th harmonic is equivalent to 500 Hz for the 50 Hz grid,
and this is the frequency around the current controller bandwidth.
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Figure 3.13.: Phase a current spectrum
3.5.1. Experimental results in the Test Bench
The measurements during operation of both converters (dc-dc and dc-ac) with bidi-
rectional power transfer between grid and the high voltage battery are presented in
Fig. 3.14. Firstly, the dc-ac converter is turned on (at 19 s on time scale) and controls
the dc-link voltage to 750 V with no load. The dc-dc converter is turned on next
(at 46 s), charging the batteries with 20 kW and the power ow is reversed at 250 s
from -20 kW to +50 kW, discharging the batteries. It can be noticed that the dc-ac
converter controls the dc-link voltage smoothly over the entire operation.
The dierence of the measured dc-link voltage during batteries charge procedure, com-
pared with the discharge procedure when the voltage is xed at exactly 750 V is given
by the integration method used for the dc control loop pi controller. The implemented
integration method was done with the Forward Euler method, and this explains the
steady state error when the pi input error is positive. The usage of the Forward and
Backward Euler methods for the discharge and respectively charge modes, or the Trape-
zoidal method for both operation modes will remove the steady state error.
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Figure 3.14.: Full power test bench experimental operation
The dc-dc converter dP/dt limit during experiments was set to 0.3 kW/ms for smooth
transients. The battery series connection consists of lead-acid battery blocks. Therefore,
when discharging at full power, the battery voltage drops signicantly from 4.7 kV to
3.5 kV. This is due to their impedance and delivery of stored energy.
3.6. Summary
The design, control and experiment of a lv dc-ac grid converter was presented in
this chapter. The implementation was realized for a 6 kV battery energy storage test
bench, with a rated power of 100 kW. The power electronic interface is a two stage
topology, consisting of a two-level dc-ac grid converter and a two-level/three-level dual
active bridge dc-dc converter. The dc-dc converter controls the battery current of
the high number of series-connected batteries. The dc-ac grid converter is in charge of
controlling the common dc-link voltage and the grid currents.
The grid connection was realized via a lc lter and transformer which is equivalent to an
lcl lter. The stationary frame αβ current control was implemented, and the system
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was proved to be stable without damping. The harmonic compensation is critical to
be used, because of the background distortion present in the grid voltages. Increased
harmonic distortion of the grid current, at light load, was seen around the frequency
where the current control bandwidth is tuned. However, at rated power operation it
is expected that the system will be more damped and this harmonics will be reduced
below the limits of the grid connection harmonic standard.
The complete test bench functionality with bidirectional power ow of up to 100 kW
was veried and presented.
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Part II.
Medium Voltage Grid Converters for
Energy Storage

Chapter 4.
State-of-the-Art on Medium Voltage
Multilevel Converters
This chapter presents the survey on multilevel converters suitable for medium voltage,
with a view from the perspective of usage in stationary battery energy storage
4.1. Introduction
Multilevel converters represent the improved way of classical two-level converters to
convert energy, with the basic concept developed in the early 1960's [97]. The basic idea
is to synthesize a sinusoidal voltage in several voltage steps. The voltage steps can be
achieved from series connected capacitors or isolated voltage sources. Many advantages
of multilevel converters have been reported, as: smaller semiconductor voltage ratings,
the improved output voltage quality, low electromagnetic compatibility concerns. In
medium and high voltage conversion, the multilevel converters are a necessity.
Multilevel voltage source converters can be found in dierent congurations. In prin-
ciple, the building cells for multilevel converters are: two-level half bridge, two-level
h-bridge, neutral point clamped and ying capacitor derived from two-level converter
using series connected switches with clamping elements. Going forward with these cells,
combinations between them give birth to new converters in a large variety [98].
4.2. Cascaded H-bridge Converter
Cascaded H-Bridge (chb) Voltage Source Converter (vsc), developed in 1970's [99, 100],
was the rst approach for multilevel conversion. Firstly it was controlled to achieve a
staircase waveform to approximate the sinusoidal voltage, and later on Pulse Width
Modulation (pwm) and Space Vector Modulation (svm) were applied [101]. To mini-
mize the switching losses, the selective harmonic elimination technique (she-pwm) can
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be applied [102, 103]. From its early development, the chb converter was designed as
battery charger/discharger to store energy from other generation units with higher volt-
ages [100]. The application to a transformerless system with grid coupling at 6.6 kV is
given in [104], making use of supercapacitors in each converter cell dc-link to eliminate
the disadvantage of second harmonic current drawn from batteries. The three-phase
ve-level chb converter is shown in Fig. 4.1.
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Figure 4.1.: Five-level Cascaded H-bridge VSC [100]
This topology can be classied as hard or soft switched, as well as with symmetric or
asymmetric dc power supplies. The converter construction is based on the classical
two-level full bridge converters which are connected in cascaded to increase the output
voltage and output levels. The number of output levels is proportional with the number
of cascaded cells. For the symmetrical construction, the isolated dc sources have the
same values for all h-bridges. Increasing the number of levels (more converter cells) the
converter output redundancy for the intermediary voltage levels (below the peak voltage)
are increased direct proportional. These degrees of freedom can be used to achieve a
better harmonic spectrum or the switching frequency can be reduced, depending of the
application where the converter is used.
The symmetrical chb converter (Fig. 4.1) has the following advantages and disadvan-
tages:
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Advantages:
+ modular solution
→ design exibility
→ increased availability → if an
additional redundant cell is in-
stalled
+ high eciency conversion due to di-
rect coupling to grid
+ low switching frequency operation
→ low switching losses
+ construction with well proved com-
ponents from industry→ low voltage
batteries and power electronics
+ small output lter due to high out-
put redundancy and output voltage
levels
Disadvantages:
- high number of devices
→ increased number of gate drivers
→ increased overall failures in time
(fit) rate
- second harmonic on batteries current
→ high dc-link capacity required
- high conduction losses (proportional
with the number of cells)
- high leakage current due to battery
cells voltage and coupling to ground
→ considerations on capacitive cou-
pling reduction
Another family of chb converters is the chb with unequal dc sources [105, 101]. This
converter class is an alternative to symmetrical chb which reduce the number of dc
sources for a certain given output levels. Basically, the idea is to have an h-bridge cell
which is powered with two or three times bigger voltage than the other one, like in
Fig. 4.2.
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Figure 4.2.: Seven or Nine-level Asymmetric CHB VSC [105]
Because the second cell voltage rating is higher, Integrated Gate Commutated Thyris-
tors (igct) can be used with reduced switching frequency, and Insulated Gate Bipolar
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Transistors (igbt) in rst cell switching at high switching frequency, converter being
classied as hybrid. The modulation of hybrid chb is achieved using combined pwm
with staircase modulation; the high voltage cell (or cells) is switched at fundamental
frequency and the low voltage cell is switched at high frequency. Using the Asymmet-
ric chb (achb) the output voltage levels are maximized, creating voltage levels also
in power supply, and in the same time the converter output redundancy is eliminated.
However, the converter modularity is aected because unsymmetrical construction will
be adopted.
The achb converter (Fig. 4.2) has the following advantages and disadvantages in addi-
tion to the symmetrical chb:
Advantages:
+ higher eciency
→ usage of combined devices tech-
nology (slow and fast switches)
+ output levels maximization
Disadvantages:
- partial modularity
- increased control complexity
→ voltage balancing
→ batteries soc balancing
- no fault management
In order to nearly eliminate the switching losses of the devices, resonant circuits can be
applied for multilevel converters. Therefore the operating switching frequency can be
increased, the result being a reduction of the output lter. Many resonant solutions were
presented, for instance the Auxiliary Resonant Commutated Pole [106] (arcp) will be
considered to be applied to h-bridge converter. The resulting conguration is depicted
in Fig. 4.3.
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Figure 4.3.: ARCP H-bridge converter cell [106]
In addition to the basic h-bridge conguration, the cell dc-link is split in two series
connected capacitors and has the following auxiliary devices: four resonant capacitors
Cr, two resonant inductors Lr and four auxiliary switches Saux. The auxiliary switches
are operating under zero-current switching, while the main switches operate under zero-
voltage switching. Thus the auxiliary switches can be dimensioned for lower current
ratings. However, auxiliary switches experience high peak currents and therefore their
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dimensioning is not optimal. In order to decrease the turn off losses, the size of the
resonant capacitors can be increased.
An important advantage of the arcp over the other resonant circuits is the possibility
to apply pwm. It has the ability to stop and release the resonance at precise moments.
However, a more complicated control strategy must be adopted to keep the resonance
with the help of auxiliary switches. Furthermore, even if full soft-switching is achieved,
the turn off losses are not eliminated completely due to the igbt tail current and a
part of the saved loses will be moved in the auxiliary circuit.
The soft-switched cascaded h-bridge converter (cell structure in Fig. 4.3) has the follow-
ing advantages and disadvantages in addition to the symmetrical hard-switched chb:
Advantages:
+ reduced switching losses
→ possibility to increase eciency
→ reduced ratings for the main
switches
+ increased switching frequency opera-
tion becomes feasible
→ output lter reduction
→ decreased number of cells
Disadvantages:
- poor auxiliary switches utilization
→ high peak currents
- losses in the auxiliary circuit
- increased number of components
→ higher overall fit rate
→ increased converter size
- increased control complexity
4.3. Neutral Point Clamped Converter
The Neutral Point Clamped (npc) vsc was the second developed multilevel converter,
patented in 1980 [107] and rstly introduced in [108]. The three-level converter congu-
ration is shown in Fig. 4.4, topology applied for active and reactive power compensation
in [109].
For even number of levels the midpoint is not accessible. Increasing the number of
levels above three, the capacitors voltage balancing becomes an important problem.
Furthermore, when the number of levels is increased the conduction losses become more
important and the utilization of the clamped diodes becomes poor. A control strategy
that achieves the voltage balancing at high modulation indexes was developed in [110],
improvement paid with an increased number of commutations.
An important drawback is the unequal loss distribution among the semiconductors,
issue which was studied in [111], and the Active Neutral Point Clamped converter was
introduced. It was shown that the outer switches (S1 and S2) are more stressed in
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Figure 4.4.: Three-level Neutral Point Clamped VSC [108]
comparison with the inner switches (S2 and S1) at high modulation indexes and ±1
power factor (pf).
The modulation strategies applied to this topology are level-shift pwm (ls-pwm), which
can be applied with dierent carrier disposals. As the npc switching states are just three
(no redundancy), three-level svm is well applied also. Nevertheless, various discontin-
uous pwm techniques (dpwm) are available and could be implemented as well with
similar performances [101].
The npc converter (Fig. 4.4) has the following advantages and disadvantages:
Advantages:
+ low cost solution
+ high eciency
+ control simplicity
Disadvantages:
- unequal loss distribution in devices
- not suitable for higher number of lev-
els than three
- no modularity
- unequalized device voltage stress →
symmetry resistors are necessary
Soft switching technology is applied to npc converter too. Several converters were
proposed for soft-switch three-level conversion [112, 113]. A topology which reduces the
auxiliary elements, using one resonant circuit for all the converter phases, is presented in
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[113]. Due to reduced number of the auxiliary passive components and the possibility of
pwm operation capability, the arcp npc converter shown in Fig. 4.5 it is a promising
solution for high power applications [114]. In addition to the npc converter, the dc-link
is divided in four, three resonant capacitors one inductor and four bidirectional switches
are used to achieve zero-voltage switch to its main switches. Since the switching losses
are reduced the pwm switching frequency can be increased. Therefore the increased
converter price by the auxiliary components can be compensated by a reduction of the
output lter size and the reduction of main switches silicon area. However, special
attention must be paid in the design of the resonant passive components which can
become important source for losses.
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Figure 4.5.: Three-level ARCP NPC VSC phase leg [114]
The soft-switched npc converter (Fig. 4.5) has the following advantages and disadvan-
tages compared with the hard-switched npc:
Advantages:
+ reduced switching losses
→ possibility to increase eciency
→ reduced ratings for the main
switches
+ increased switching frequency opera-
tion becomes feasible
→ output lter reduction
Disadvantages:
- poor auxiliary switches utilization
→ high peak currents
- losses in the auxiliary circuit
- increased number of components
→ higher overall fit rate
→ increased converter size
→ increased price
- increased control complexity
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4.4. H-bridge Neutral Point Clamped Converter
The H-bridge Neutral Point Clamped (hnpc) [115, 116] is a hybrid converter topology
between the chb and the npc converters. Instead of using two-level half-bridges as a
building block for the h-Bridge, in this structure the three-level half-bridge is used. The
resulting ve-level converter topology supplied from isolated dc power sources is shown
in Fig. 4.6. The application using only one high power dc source will require the grid
connection via an open winding transformer, similar solution applied in Alaska by ABB
[117].
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Figure 4.6.: H-bridge Neutral Point Clamped VSC [115]
The advantage is that the output voltage and therefore the input current are doubled
compared with the npc converter. This leads also to lower dV
dt
due to the ve-level
output voltage and the required output lter is also smaller [118]. However, double the
number of devices is required for the converter construction.
In order to optimize the output voltage levels, instead of a half-bridge npc leg, a two-
level half-bridge with double the semiconductor devices voltage rating can be used. The
converter devices number is reduced for the same number of output levels, improvement
paid in redundancy elimination and unsymmetrical construction [119]. Similar to the
two-level chb converter, the cascade can be constructed also with three-level building
blocks [116] or combination of both.
The H-bridge Neutral Point Clamped converter (Fig. 4.6) has the following advantages
and disadvantages:
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Advantages:
+ high eciency
+ double output voltage
→ lower battery nominal voltage
→ reduced output lter size
Disadvantages:
- unequal loss distribution in devices
- increased number of components
→ higher overall fit rate
- increased control complexity when
dierent battery is used for each con-
verter phase
- unequalized devices voltage stress →
symmetry resistors are necessary
4.5. Flying Capacitor Converter
With roots from 1970's [120] and introduced in 1992 [121] as the second developed mod-
ular multilevel converter, the Flying Capacitor (fc) topology (also known as Capacitor
Clamped) replaces the clamping diodes from npc with a clamping capacitor for each
converter level. The three-level structure is shown in Fig. 4.7. Two paths for zero volt-
age are created, paths including the ying capacitor, the converter redundancy being
introduced. The redundant states for the zero voltage output must be used alterna-
tively in order to charge and discharge the capacitor. This topology minimizes the total
amount of silicon needed, improvement being paid in a increased cost of the installed
capacitors.
The ying capacitor topology can be seen as a modular converter, also known as multi-
cell converter [122], the building block composed of two series connected switches with
a ying capacitor in parallel. Even if it can be considered as a modular converter, there
is no symmetry like in chb converter. The ying capacitors are charged with dierent
voltages and therefore the capacitor dimensions will increase as the number of levels is
increased.
Phase-shift pwm (ps-pwm) is well applied to the ying capacitor converters since the
natural balance of the ying capacitors is achieved. However, this modulation strategy
produces an increased line-to-line voltage ripple which results in an increased output
smoothing inductor. The main drawback of this topology is the ying capacitor size
which is inverse proportional with the switching frequency. Also the operation at light
load will not ensure a correct voltage balancing of the ying capacitor; additional passive
networks must be connected in parallel with the load for improvements [122].
The fc converter (Fig. 4.7) has the following advantages and disadvantages:
55
Chapter 4. State-of-the-Art on Medium Voltage Multilevel Converters
2aS
1aS
2aS
1aS
DCV
2
DCV
2
DCV
a cb
2cS
2cS
1cS
1cS
2bS
1bS
2bS
1bS
N
n
Figure 4.7.: Three-level Flying Capacitor VSC [121]
Advantages:
+ modularity of active devices
+ output redundancy
→ proportional to the number of
levels
+ even devices loss distribution
→ good silicon utilization
Disadvantages:
- size of ying capacitors
→ inverse proportional with the op-
erating switching frequency
- voltage balancing of the ying capac-
itors must be ensured
→ poor behaviour at light load oper-
ation
- for increased number of levels
→ asymmetrical capacitors voltages
→ dicult voltage balancing of ying
capacitors
To overcome the main drawback of the hard-switch fc converter and decrease its y-
ing capacitor size, high switching frequency operation is required. Using soft-switch
technology, the switching frequency can be increased due to nearly eliminated switching
losses. The utilisation of the arcp [106] to fc converter was studied, and the arcp fc
multilevel converter was introduced [123]. Fig. 4.8 shows the three-level conguration.
Apart from the ying capacitor's size reduction, the increase of the switching frequency
will reduce also the output lter size. Furthermore, the arcp design remains the same
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like in the two-level approach and the converter modularity is not aected [112].
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Figure 4.8.: Three-level ARCP FC VSC phase leg [123]
The soft-switch fc converter (Fig. 4.8) has the following advantages and disadvan-
tages:
Advantages:
+ reduced switching losses
→ possibility to increase eciency
→ reduced ratings for the main
switches
+ increased switching frequency opera-
tion becomes feasible
→ output lter reduction
→ decrease size of ying capacitors
Disadvantages:
- poor auxiliary switches utilization
→ high peak currents
- losses in the auxiliary circuit
- increased number of components
→ higher overall fit rate
→ increased converter size
- increased control complexity
4.6. Active Neutral Point Clamped Converter
The Active Neutral Point Clamped (anpc) vsc is a derivative of npc vsc , topology
presented in Fig. 4.9. Adding two additional transistors in anti-parallel with the clamping
diodes, two bidirectional current paths for the zero voltage vectors are created. Having
two paths for zero voltage the converter has redundancy and the loss of the npc stressed
devices can be taken over by the active switches, improving the overall loss distribution
[111]. Furthermore, partial modularity in the converter construction is achieved having
the two-level half-bridge converter as building block.
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Figure 4.9.: Three-level Active Neutral Point Clamped VSC [111]
Firstly, the active transistors were introduced to achieve the equal voltage sharing be-
tween the serial connected outer and inner switches [124]. A similar topology was pre-
sented to achieve three-level soft-switch [125]. Later on, the anpc was introduced in
[111] making use of the active transistors to redistribute the losses from the most stressed
devices in npc.
The anpc converter (Fig. 4.9) has the following advantages and disadvantages:
Advantages:
+ redundancy for the 0 V switching
state
→ equalized devices thermal stress
→ increased reliability→ possibility
for 0 V state on-line recongura-
tion
+ equalized devices voltage stress
+ partial modularity
+ high eciency
Disadvantages:
- increased number of components
→ increased price
- increased control complexity
The modulation of the anpc converter is an extension of the npc converter, basically
all the npc control strategies can be implemented on this converter. Furthermore, the
redundancy for zero voltage vectors is used to achieve even loss distribution. Natural
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doubling of the apparent switching frequency can be achieved also, advantage for the
single phase applications only. For the high power three-phase applications, the lter
size is increased because of the high voltage ripple on the line voltage generated by the
phase-shifted modulation technique.
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Figure 4.10.: Five-level Active Neutral Point Clamped VSC phase leg [126]
An extension to the three-level anpc is represented in Fig. 4.10, the Five-level Active
Neutral Point Clamped vsc introduced in 2005 [126]. It is a combination between
three-level anpc (Fig. 4.9) and the fc converter (Fig. 4.7). With the addition of the fc
cell, an intermediate level is created in comparison with anpc converter and the output
redundancy is enhanced. Switches ([S1, S1] and [S2, S2]) are designed to block 14 of the
dc-link voltage while the switches ([S3, S3] and [S4, S4]) are designed to block 12 of the
dc-link voltage. The topology can be generalized to n levels [126].
An important advantage for the ve-level anpc converter is the reduced number of
devices in conduction per state, from four devices to three. However, the drawbacks of
the fc converter still exist, but in this case the capacitor voltage rating is minimized to
the half (VDC
4
) as required to three-level fc (VDC
2
). The operation with light load is still
poor; the capacitor voltage balancing cannot be achieved without additional components,
like in the fc vsc [122].
The ve-level anpc converter (Fig. 4.10) has the following advantages and disadvan-
tages:
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Advantages:
+ high output redundancy
→ smaller output lter
+ reduced number of devices in conduc-
tion
→ lower conduction losses
+ hybrid devices can be used
→ high eciency
Disadvantages:
- ying capacitors size
→ inverse proportional with the
switching frequency of [S1, S1] and
[S2, S2]
- ying capacitors voltage balancing
must be ensured
→ poor behavior at light load opera-
tion
4.7. Cascaded half-bridge Converter
One of the most important hybrid concept is the combination of the chb (Fig. 4.1) and
fc (Fig. 4.7) converters, in the so-called Modular Multilevel Converter (MMC/M2C).
It is based on cascaded two-level half-bridge cells (chb), patented in [127] and intro-
duced in [128]. The schematic is presented in Fig. 4.11. Due to its highly modular
construction and theoretically unlimited blocking voltage capability, this topology is
suitable for medium and especially for high voltage grid application [129]. The central-
ized dc-link energy storage elements are moved to decentralized dc-links, this being an
advantage considering its maintenance and disadvantage considering the total installed
capacitors.
Two coupled or uncoupled arm inductors need to be installed in each converter phase,
to limit the cells capacitors charging and discharging current. When the arm inductors
value is large, the converter behaviour is as a current source. When the arm inductors
value is small or when there is a coupling between them the converter behaviour is as a
voltage source [129]. Several control methods were proposed to control and reduce the
circulating current present in the converter arms [130, 131].
The converter construction is based on optimized igbt's for low conduction loss and
operation with low and very low switching frequency. The modular construction allows
the achievement of low dc-links stray inductance due to decentralized capacitors. Low
frequency pwm methods are usually applied for this topology. Whereas the number of
converter modules is high enough, the staircase modulation based on harmonic elimina-
tion method can be applied for minimum converter switching loss [101]. However, the
applied approach must ensure balance in the converter cell voltages [129, 128].
The chb converter (Fig. 4.11) has the following advantages and disadvantages:
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Figure 4.11.: Cascaded half-bridge Converter [127]
Advantages:
+ highest degree of modularity
→ highest design exibility
→ usage of mature semiconductors
+ good failure management
→ cell bypass for design with high
number of cells [132]
→ device bypass for series connected
devices within a cell [133]
+ simple and robust construction
+ very small or no output lter
Disadvantages:
- rst and second harmonic current rip-
ple on the cells capacitors
- circulating current in each phase
- high number of active devices
→ high number of gate drivers and
control signals
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4.8. Summary
A survey on multilevel converters for medium voltage was given in this chapter. Hard-
switched and soft-switched converter topologies were presented for the considered cas-
caded and clamped structures. Advantages and disadvantages are given for each topol-
ogy, facts that can support future selection and evaluations.
In order to compare further the presented converter topologies, apart from the men-
tioned advantages and disadvantages, it is relevant to consider the number of required
components for construction. On one hand, this is relevant for the converters reliability.
The higher the number of used components, the higher the possible overall failure in
time (fit) rate becomes. On the other hand, the number of components has also an
eect on the construction price. However, the cost function is particular for each con-
verter topology, for each implementation procedure and dependent on the possibility of
components mass production.
The summarized components for the considered converter topologies are presented in
Table 4.1. Assuming equal voltage drops for all phases on the grid impedance (Zg) and
output lter impedance (Zf), the reference dc-link voltage (VDC) is calculated taken as
for the three-phase two-level approach, voltage given by equation 4.1:
VDC = Vg,LL,pk,max + Ig,pk,max · (Zf + Zg) (4.1)
Here, Vg,LL,pk,max and Ig,pk,max are the maximum peak values for the line-to-line grid
voltage and grid current respectively. This is valid only considering the modulation with
injection of the third harmonic equivalent to svm for the given rated power transfer.
Having this, the converters number of semiconductor devices with the operating blocking
voltage, number of necessary capacitors and isolated dc sources for nominal voltage as
well as auxiliary components for resonant topologies are given in Table 4.1.
The maximum devices blocking voltage and their rated and operating current are chosen
with regard to the implementation and desired converter lifetime. It must be noticed
that for the converter solutions based on h-bridge (two-level and three-level), the number
of required isolated dc sources can be reduced when a transformer with open windings
is installed in the output. However, if lower current is desired in the dc-link, it is
worth to use isolated sources which can be provided in the application of battery energy
storage.
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dc-ac lvl Switches Diodes Capacitors dc sources Auxiliaries
N n× Vblock n× Vblock n× Vnom n× Vnom Saux | Lr | Cr
3 12× VDC/2 − 3× VDC/2 3× VDC/2 −
CHB 5 24× VDC/4 − 6× VDC/4 6× VDC/4 −
7 36× VDC/6 − 9× VDC/6 9× VDC/6 −
7 12× VDC/3 − 3× VDC/3 3× VDC/3 −
ACHB 12× VDC/6 3× VDC/6 3× VDC/6
9 12× 3VDC/8 − 3× 3VDC/8 3× 3VDC/8 −
12× VDC/8 3× VDC/8 3× VDC/8
ARCP 3 12× VDC/2 − 6× VDC/4 3× VDC/2 12 | 6 | 12
CHB 5 24× VDC/4 − 12× VDC/8 6× VDC/4 24 | 12 | 24
3 12× VDC/2 6× VDC/2 2× VDC/2 1× VDC −
NPC 4 18× VDC/3 12× 2VDC/3 3× VDC/3 1× VDC −
5 24× VDC/4 36× VDC/4 4× VDC/4 1× VDC −
ARCP 3 12× VDC/2 6× VDC/2 4× VDC/4 1× VDC 12 | 3 | 9
NPC
HNPC 5 24× VDC/4 12× VDC/4 6× VDC/4 3× VDC/2 −
3 12× VDC/2 − 5× VDC/2 1× VDC −
4 18× VDC/3 − 6× VDC/3 1× VDC −
FC 3× 2VDC/3
5 24× VDC/4 − 3× VDC/2 1× VDC −
3× 3VDC/4
7× VDC/4
ARCP 3 12× VDC/2 − 2× VDC/2 1× VDC 12 | 6 | 12
FC 6× VDC/4
3 18× VDC/2 − 2× VDC/2 1× VDC −
ANPC 5 12× VDC/2 − 2× VDC/2 1× VDC −
12× VDC/4 3× VDC/4
ChB 3 24× VDC/2 − 12× VDC/2 1× VDC −
(M2C) 4 36× VDC/3 − 18× VDC/3 1× VDC −
5 48× VDC/4 − 24× VDC/4 1× VDC −
Table 4.1.: Multilevel dc-ac converters necessary components and voltage ratings
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Chapter 5.
Single-Stage Medium Voltage Grid
Converters for Energy Storage
This chapter presents the ve-level chb, three-level npc, anpc and fc converters as
power electronic interfaces for single-stage grid connection of hv battery systems. A
simulation-based converter topologies comparison is given in terms of eciency, common
mode voltage, passive components and redundancy for a 6 kV battery system with the
rated power of 5 MVA
5.1. Introduction
The increase of solar and wind systems in the recent years is exponential, and the growth
in installed capacity is already planned [134]. The disadvantage of these energy sources,
especially for wind farms, is the wide uctuation of output power depending on the
weather conditions. This output power variation is reected in frequency and voltage
uctuations on the load bus [135, 136]. Therefore, the integration of renewable energy
systems in the power system network is still a challenge in our days. To overcome this,
storage systems connected to the electricity grid can smooth the output power of wind
farms by acting as a load/generator improving the grid stability and power quality.
Battery energy storage systems (bess) represent a versatile solution for storage with
high eciency, high power, long possible energy demand and fast response.
In order to connect bess to the grid, dierent power converter topologies are available.
Basically the main classication can be done in two groups: single-stage and two-stage.
Two-stage topologies with intermediary dc-dc converter, shown in Fig. 5.2, decouple
the batteries from the dc-ac conversion stage and this brings benets to batteries.
However, the conversion eciency is decreased due to the losses in the dc-dc converter.
Therefore using single-stage topologies, shown in Fig. 5.1, where the batteries are directly
connected to the inverter dc-link, the eciency can be increased. This improvement in
eciency brings the disadvantage of having a oating voltage in the inverter's dc-link
dependent on the batteries characteristic. As a consequence, the battery pack nominal
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voltage must be dimensioned somewhat higher (depending on the technology) to be able
to inject current in the grid until the batteries are discharged up to the desired level.
a
DC/AC
Converter
Filter b
c
n
Figure 5.1.: Single stage general grid converter topology
a
DC/AC
Converter
Filter b
c
nDC/DC
Converter
Figure 5.2.: Two stage general grid converter topology
For low voltage storage applications, the classical two-level converter is the most used
topology [137]. Its control simplicity is outstanding but has important drawbacks like:
common mode voltage up to half of the dc-Link voltage, high switching frequency op-
eration and large output lter in order to comply with harmonic standards. When the
operating voltage is increased, this topology requires series connected power semicon-
ductors which complicates the design, increases the electromagnetic interference and
therefore the topology is not interesting anymore. For medium voltage, the multilevel
converters are the key technology. It was shown that even for low voltage applications,
three-level converters are more ecient compared with the classical two-level converters
[138].
Multilevel converters represent a smart way to connect power semiconductors in series,
decreasing the voltage ripple and the output harmonic distortion as well as the common
mode voltage. To achieve equivalent voltage spectrum with the two-level converter
the switching frequency is decreased, therefore these converters are more suitable for
applications where high currents are switched. The rst two topologies were introduced
in 1970's, the Cascaded H-Bridge (chb) converter [99, 100], followed by the Neutral
Point Clamped (npc) converter [107]. By clamping capacitors instead of diodes, the
Flying Capacitor (fc) converter was introduced in 1992 [121]. An improved version
of npc converter was introduced in 2001, the Active Neutral Point Clamped (anpc)
converter [111]. Various hybrid topologies were lately introduced, based on the main
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Rated power S 5 MVA
Rated ac grid line voltage Vg,LL 10/20 kV
Rated ac grid frequency f 50 Hz
Output transformer Vs
Vp
10/20 kV
4.16 kV
Rated converter line voltage Vc,LL 4.16 kV
Rated converter rms current I 694 A
Power factor PF 0.95leading − 0.95lagging
Harmonic standard EN 61000-2-4
Table 5.1.: Converter's imposed basic parameters
concepts presented above, one of the most important ones being the ve-level anpc
[126].
High power single-stage converters topologies for energy storage gained the interest in
industry in the last years, coupling hv batteries to the medium and high voltage grids.
The 40 MW battery energy storage system was installed in Alaska [117] in 2003, with
power electronic conversion system based on interleaved h-bridge npc converters. For
a 5 MW system with lithium ion batteries, the single-stage npc topology was used for
voltage and frequency regulation [109].
Four converter topologies are considered here, the ve-level chb (Fig. 4.1), three-level
npc (Fig. 4.4), three-level anpc (Fig. 4.9) and three-level fc (Fig. 4.7) converters,
as interfaces for direct connection of batteries to the medium voltage ac grid. The
rated power is 5 MVA. The choice is justied considering the number of passive and ac-
tive components, capacitors voltage balancing, silicon utilization and control complexity
[139].
5.2. Converter specications
Summary of the converters required number of components and their voltage ratings were
given in Table 4.1. Considering the imposed parameters from Table 5.1, the converter
necessary dc-link voltage has to be established.
In single stage topologies the converter dc-link voltage has to withstand the batteries
voltage variations and has to adapt the charging and discharging voltage according to the
battery state of charge. This voltage charge and discharge characteristics is depend on
the used battery technology, diers from one technology to another and is also dependent
on the batteries temperature. Flooded lead-acid batteries will be considered, this being
a mature technology presenting satisfactory performances for a low price, technology
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which was applied for spinning reserve and frequency control [140, 141]. For this battery
technology the considered voltage variation was about 15% depending on the state of
charge [142], considering a 50% maximum depth of discharge (dod) which is optimum as
a cost function for this technology. Thus, the battery voltage taken when the discharge
is completed will dene the number of batteries in the system in order to be able to
inject the nominal power in grid, this being given by Eq. 5.1:
Vbat,min =
√
2 · VLL,PCC =
√
2 · 4.16 = 5.88 kV (5.1)
The voltage drop on the grid impedance, this will not be considered for now since
the hv to mv transformers introduced impedance is around 1mW [143]. The sum of the
transformers introduced impedance, which is mostly inductive, will be further considered
to determine the necessary ltering to comply with the considered standard harmonic
distortion limits. Considering an increased voltage at full charge of about 15%, and a
necessary safety margin of 10%, results the maximum dc-link voltage:
VDC,max = 1.25 ·
√
2 · VLL,PCC = 7.35 kV (5.2)
Thus, for the considered three-level topologies the dc-link voltage will be imposed by
the battery voltage and the modulation index has to adapt the output voltage in order
to charge or discharge the batteries. For this purpose, the space vector pulse width
modulation (sv-pwm) is considered to have the best utilization of the dc-Link. A
maximum theoretical modulation index close to 1.15 is imposed when the batteries are
almost at 50% dod. Unlike the three-level topologies, the chb topology divides the
battery bank voltage in 4 to be used for each converter cell. This is a good advantage
for this topology; lower voltage devices can be used and a redundant cell can improve
the converter reliability. However, disadvantages arises when the batteries are connected
to the h-Bridge cell, the 2nd harmonic ripple is seen at the batteries terminals through
the cell capacitor.
5.3. Semiconductors requirements
The amount of silicon in the converter design is a trade-o which takes into consideration
the total installed switch power, converter losses and desired converter lifetime. In
Table 5.2 the semiconductors specications are summarized. The selection was based
on the available modules available on the market in March 2010, which comply with the
converter requirements. Thus, for the three-level (3L) npc, anpc and fc converters the
6.5 kV igbt (FZ750R65KE3) from Inneon was considered with a nominal current of
750 A and the 3.3 kV igbt (FZ800R33KL2C) for the ve-level (5L) chb converter with
a nominal current of 800 A. The assumed heatsink temperatures is Th = 80  to be
controlled by other means, the maximum junction temperature is Tj,max = 125 . The
maximum switching frequency is fsw,max = 1050 Hz.
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3L-NPC 3L-ANPC 3L-FC 5L-CHB
VDC,max [V] 7350 7350 7350 1837
VCE,n [V] 6500 6500 6500 3300
Vcom,max [V] 3675 3675 3675 1837
Ic,n [A] 750 750 750 800
VCE(sat),typ [V] 4.3 4.3 4.3 3
SS [MVA] 73.125 87.75 58.5 63.36
Table 5.2.: Semiconductors requirements for single stage mv converters
It can be noticed from Table 5.2 that the lowest installed switch power is required
for the fc converter, this topology having the best usage of the silicon area. More
interesting is to see the low installed switch power for the chb converter, lower than
npc. Must be noted that there is also an overrating in current compared with the
other converter topologies (800 A compared with 750 A). All topologies are slightly
underrated in voltage, considering that the overall system functionality at the highest
dc-link voltages is only for a short time when the state of charge approaches 100%.
In the ideal case the required devices current rating for the considered topologies will
dier for the four quadrant converter operation, therefore the dierences will show a dif-
ferent loss distribution and magnitudes for the restricted ratings. The devices deadtime
considered for the most critical fall times were chosen to be 8 µs for the 6.5 kV igbt and
5 µs for the 3.3 kV igbt .
Considering the present application the switches overrating is not desired. The system
lifetime is limited by the battery technology which is expected to last for 1 to 4 years
depending on the usage [8]. The total installed switch power (SS) is given in equation
Eq. 5.3, for n igbt modules (transistors with antiparallel diodes) and m diodes which
are considered with a typical half silicon area of an igbt :
SS = VCE,n · IC,n · n+ 0.5 · VRRM · IF,n ·m (5.3)
5.4. Design of passive components
5.4.1. Output lter design
The L output lter will be considered in this study to determine the necessary current
ripple reduction for the output current to comply with the maximum of 5% thd at full
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power and 8% thd imposed by the EN 61000-2-4 over the entire operation range. The
maximum ripple current is dened by Eq. 5.4 [144]:
∆Imax =
1
n
· VDC
Lf · fSW
(5.4)
where the factor n varies with the number of output voltages, 2 for two-level, 4 for
three-level and 6 for ve-levels.
The grid impedance has to be considered as well, and it can be estimated by the 20 kV
to 4.16 kV short-circuit impedance calculated with Eq. 5.5:
zk =
vk · Vp
Sn√
3·Vs
· n2
(5.5)
where Vp is the primary winding voltage (4.16 kV), Vs secondary winding voltage (20 kV),
vk the short circuit voltage, Sn the nominal power and n the transformation ratio.
Assuming a 5% short-circuit voltage, the short-circuit impedance is 12.76 mΩ. Thus,
considering also the hv to mv transformer impedance of around 1 mΩ and a typical
R/X ratio of 0.1 the grid inductance for 50 Hz grid is found to be Lg = 43.58 µH.
Taking the most critical operation point (VDC,max), and choosing the converters switch-
ing frequency, the necessary ltering inductances are presented in Table 5.3. It can be
noticed that the chb has the smallest necessary ltering inductor while keeping the in-
stalled power smaller than npc. It must also be noticed the reduced switching frequency
and increased lter size of the anpc, due to the applied phase shifted pwm strategy.
3L-NPC 3L-ANPC 3L-FC 5L-CHB
fsw [Hz] 1050 550 1050 550
Lf [µH] 1230 3250 1720 980
Table 5.3.: Converters switching frequency and necessary ltering
5.4.2. Design of ying capacitors
The ying capacitors size is inverse proportional with the commutation frequency, this
being the main drawback of this topology. Even if the converter output frequency
is doubled compared with the switching frequency like in anpc converter [145], the
switching frequency has to be kept high enough to minimize the capacitance. The
capacitors size is approximated with the following equation:
C =
Iph,rms
p ·∆VC · fsw
(5.6)
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where p is the number of ying capacitor cells, and ∆VC is the maximum voltage ripple.
Thus, for a maximum ripple of 10% of the maximum capacitor voltage VDC,max/2, the
calculated capacitance is 900 µF.
5.4.3. DC-link capacitors size
The sizing of the dc-link capacitors, and the chosen capacitors technology to be used
is a very important aspect. Standard power converters are designed with electrolytic
capacitors, which provide high energy storage density. However, these are the compo-
nents which are the rst to be replaced during the maintenance schedule. Therefore,
lm capacitors are considered instead to improve the reliability of the dc-link [89]. This
implies the reduction of installed capacity and thus the decoupling of the power source
and load is reduced, and the control needs to be adapted for these conditions.
A general approach to choose the minimum dc-link capacitor value, is given in Eq. 5.7
[86]:
Cmin =
∆QC,max
∆VDC,max
=
max
(∫
(iC − iC,avg)dt
)
∆VDC,max
(5.7)
Here, ∆QC,max is the maximum capacitor charge variation, which is given by the capac-
itor current ripple apart from the current drawn by the capacitor itself (e.g. power loss
in the parasitic equivalent series resistance).
For the considered three-level converter topologies, the dc-link capacitors sizing is simi-
lar. The maximum allowed bus ripple must be reduced for the 6th harmonic and consid-
erations must be done in the case of 2nd harmonic ripple during grid voltage unbalance.
The highest installed dc-link capacity is required for the ve-level chb converter, to
reduce the 2nd harmonic current. This is normally drawn by the h-bridges from each
battery bank.
5.5. Simulation results
Converter models were implemented in Matlab/Simulink, and the power circuit including
the thermal model were implemented using plecs blockset under the same programming
environment. The sv-pwm technique was used, with level-shift for npc and phase-
shift pwm for the other topologies. For a better view of the reference(s) and carriers,
the natural sampling technique is used here. Implementations at the required power
level will require double edge sampling or oversampling (in case of very low switching
frequency).
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5.5.1. Converters output voltages
In Fig. 5.3 the output voltages for the three-level npc converter are presented for the
considered switching frequency of 1050 Hz, the same frequency as the output voltage.
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Figure 5.3.: Three-level npc converter output waveforms
Fig. 5.3.(a) shows the reference and the level shifted carriers, Fig. 5.3.(b) shows the
phase a to dc-link midpoint (neutral) voltage, Fig. 5.3.(c) shows the line to line volt-
age, Fig. 5.3.(d) shows the phase a load voltage (phase to grid isolated neutral) and
Fig. 5.3.(e) shows the common mode voltage.
The main advantage of the level-shift pwm (ls-pwm) over the phase-shift pwm (ps-
pwm) for the considered three-phase converter circuits, can be noticed by comparing the
output line voltage with the ones from anpc and fc converters, the ripple is minimized
to VDC/2.
In Fig. 5.4 the output voltages for the three-level anpc converter are presented for the
considered switching frequency of 550 Hz, using ps-pwm. Fig. 5.4.(a) shows the reference
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and the phase shifted carriers, Fig. 5.4.(b) shows the phase a to dc-link neutral voltage,
Fig. 5.4.(c) shows the line to line voltage, Fig. 5.4.(d) shows the phase a load voltage
and Fig. 5.4.(e) shows the common mode voltage.
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Figure 5.4.: Three-level anpc converter output waveforms
Higher line to line ripple can be seen for the anpc converter, up to VDC , when using
ps-pwm. This will lead to an increased required output lter, as seen in Table 5.3, to
comply with the harmonic requirements imposed by grid connection standards. However,
the anpc converter can be switched in the same as the npc converter using ls-pwm
and making use of zero voltage redundant state to distribute the losses [111]. In that
case the output voltage and the necessary ltering for both topologies with be the same
as for the npc converter.
The output voltages waveforms for the three-level fc converter are presented in Fig. 5.5
for the considered switching frequency of 1050 Hz, using ps-pwm. Fig. 5.5.(a) shows
the reference and the phase shifted carriers, Fig. 5.5.(b) shows the phase a to dc-link
neutral voltage, Fig. 5.5.(c) shows the line to line voltage, Fig. 5.5.(d) shows the phase
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a load voltage and Fig. 5.5.(e) shows the common mode voltage.
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Figure 5.5.: Three-level fc converter output waveforms
Higher switching frequency is normally required, to reduce the ying capacitor size. An
increased common mode voltage is observed for the ls-pwm (Fig. 5.3.(d)), going up to
VDC/3 compared to VDC/6 for ps-pwm in Fig. 5.4.(e) and Fig. 5.5.(e). This will result
in higher common mode currents trough the parasitic capacitances to ground and during
switching dead times.
Using the phase-shift pwm for the anpc converter it's possible to double the apparent
switching frequency of the output voltage [145], thus a reduction of switching frequency is
possible similar with the three-level fc converter. Both converters have two bidirectional
paths for 0 V switching state. This improvement is achieved with the expense of having a
line voltage ripple up to VDC , and the necessary output lter increasing as well. This can
also be observed in Fig. 5.4.(d), in the phase voltage found at the load terminals. This is
the phase to neutral voltage without the common mode voltage (VaN − VnN). However,
this modulation strategy is suitable for the single phase anpc converter topology.
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For the ve-level chb switched with 550 Hz (see Fig. 5.6), similar control strategy is
applied, phase-shifting the carrier with 180 degrees as well as the references. The result
in terms of line voltage ripple is better as compared the fc converter and the ps-pwm
anpc converter, due to the increased number of levels, reduced to a maximum of VDC/2.
For the three-level chb topology, the result will be similar to a three-level fc.
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Figure 5.6.: Five-level chb converter output waveforms
The higher output redundancy leads to the smallest output lter (see Table 5.3). This
fact also improves the eciency in the operation at unity power factor, since the required
reactive power to be delivered to the output L lter is reduced.
5.5.2. Converters semiconductor loss analysis
The converter semiconductor losses were simulated for unity power factor, with the loss
distribution over the entire dc-link voltage variation at the nominal rated power of
5 MW. Switching and conduction loss characteristics were taken from the datasheets
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[146]. The implemented thermal model for each transistor with antiparallel diode is
shown in Fig. 5.7, given in the Foster network by the manufacturer. Clamping diodes
from the npc converter are modelled with the characteristic of the igbt antiparallel
diode for symmetry.
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Figure 5.7.: IGBT module thermal circuit
In Fig. 5.8, Fig. 5.9, Fig. 5.10 and Fig. 5.11 the semiconductors loss characteristics for
the considered converter topologies are shown, for the given dc-link voltage variation.
The turn on and turn off losses of all transistors are added in Psw,T , while in Psw,D
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Figure 5.9.: Three-level fc converter losses
- fSW = 1050 Hz
Analysing the Fig. 5.8, it can be noticed that the switching losses are dominant and
increases with the dc-link voltage increase. Conduction losses are increased for lower
dc-link voltages, operation mode where the modulation index is higher to maintain the
rated power transfer.
Increased switching losses for the fc converter are noticed, the average switching fre-
quency is higher to achieve the doubled output frequency, for the same silicon area as
the other three-level converters. However, this is also amplied by the under rating in
voltage of the power semiconductors which was identical for the three-level topologies.
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Figure 5.10.: Three-level ps-anpc con-
verter losses - fSW = 550 Hz
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Figure 5.11.: Five-level chb converter
losses - fSW = 550 Hz
With the usage of the ps-pwm for the anpc converter, higher losses are seen in Fig. 5.10
compared with npc converter in Fig. 5.8. This is mainly because of the increased size of
the output lter to comply with the grid harmonic requirements. To reduce switching
losses even further, optimized modulation strategies such as she-pwm can be applied
[147, 148].
The loss distribution for an average dc-Link voltage is presented in Fig. 5.12 for the
considered topologies, at rated power. The npc converter is shown as the most ecient
topology with semiconductor losses counting 0.91%. The anpc converter losses are the
same as for the npc converter when using ls-pwm or an equivalent svm technique. An
increased loss of 0.05% is when using ps-pwm, because the additional reactive power
delivered to the lter inductor increases the switching losses, with a total of 0.96%.
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 Figure 5.12.: Converters losses at average
dc-link voltage
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  Figure 5.13.: Converters current thd for
the dc-link voltage variation
The small installed switch power of the fc converter results in a substantial increase
of the switching losses. Conduction losses are similar with the npc converter, and the
total fc losses are 1.56% for this particular design scenario.
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The ve-level chb converter exhibits higher conduction losses due to the high number of
devices in conduction per switching state. However, with a total of 0.93% semiconductor
losses it is a good competitor to the three-level npc converter. It is even more interesting
considering the small required output lter. The main disadvantage is that it requires a
large number of dc-link capacitors, gate drives and control signals.
To calculate the total harmonic distortion of the grid current, Eq. 5.8 was used. Here h is
the harmonic order from the grid current spectrum. The current harmonic components
were calculated with Eq. 5.9, where T is the analysed period and ω0 the angular frequency
of the fundamental component.
THDi =
√√√√ n∑
h=2
(
i(h)
i(1)
)2
=
√√√√i2rms − i2(0) − i2(1)
i2(1)
(5.8)
i(h) =
2
T
∫
T
i(t) · e−jω0htdt (5.9)
Converters thd for rated power over the entire dc-link voltage variation is shown in
Fig. 5.13. Increased harmonics can be seen with the increase of the dc-link voltage. It
must be noted that no harmonic control was applied. Using harmonic compensation
in the current control loop will lead to a thd decrease due to low order harmonics
reduction.
5.6. Summary
The single-stage ve-level chb, three-level npc, anpc and fc converters for grid con-
nection to mv were presented in this chapter. The choice of the topologies selection,
among the various possibilities that were presented in Ch. 4, was based on the number
of components, capacitors voltage balancing, silicon utilization and control complexity.
A comparison in terms of output voltage, semiconductors requirements, semiconductors
losses and output current thd has been done for a design case scenario. The three-level
npc and ve-level chb turned out to be the most ecient topologies. Moreover, advan-
tages for the chb converter are the small output current thd , the minimized output
lter and usage of lower voltage semiconductor devices. The npc however, requires
smaller dc-link capacitors.
The general disadvantage of the single-stage power conversion solutions is the require-
ment of a high voltage battery system and the necessity to overdimension in voltage
rating the power semiconductors and batteries. High voltage batteries are still an unex-
ploited researched eld, which need to be addressed for the future high power battery
energy storage systems. Their reliability, eciency and feasibility are in question for the
dierent battery technologies.
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Chapter 6.
Two-Stage Cascaded H-bridge Grid
Converter for Energy Storage
This chapter presents the design and control of a nine-level cascaded h-bridge converter
for energy storage with bidirectional boost converters. An independent phase control is
proposed and validated by simulation, structure is able to balance the capacitors voltages
and the soc of the energy storage units. Devices loss distribution in the converter cell
and total loss over a wide battery voltage variation is calculated for charge/discharge
operation modes
6.1. Introduction
The power grids based on decentralized power generation systems will require energy
storage units, in order to balance and stabilize the power ow when a high amount
of renewable energy sources are introduced. The storage units can be centralized if
stationary energy storage systems are considered, or decentralized to the end users when
for example the stored energy considered is in the electric vehicles batteries. Stationary
energy storage systems can be installed in the vicinity of renewable sources or in critical
points of the grid. This will postpone the network expansion with high voltage direct
current transmission or it will reduce the transport load on the current interconnections.
It will also minimize the stress on grid during peak generation hours of renewable sources
[149].
For the considered system, the connection of the storage system to the grid is desired to
be at medium voltage level. In this way the transmission and distribution networks can
receive support from the storage system.
A system design for a battery energy storage system with 5 MW and 5 MWh as building
block is considered, to be connected to the medium voltage grid via a 4.16 kV trans-
former. To reduce the batteries nominal discharge current it is natural to make use of
series connection, fact that will also increase the batteries eciency. However, the knowl-
edge for series connection of batteries up to several kV is limited. At this voltage level
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the cells balancing becomes a problem, and it is not a robust solution at the moment.
To reduce the batteries nominal voltage, the number of series connected storage cells
can be distributed in a number of converter cells making use of the Cascaded h-bridge
(chb) Converter. This will keep the possibility of medium voltage converter output,
while using low voltage batteries. This advantage comes also with the drawback of the
cells isolation to ground, which needs special design to reduce the capacity to ground
and thus reduce the leakage ground currents.
The chb converter was the rst invented multilevel topology, patented in 1975 [100],
followed up by the neutral point clamped converter in 1980 from the same inven-
tor [107]. From its early development, the chb converter was designed as battery
charger/discharger to store energy from other generation units with higher voltages.
The application to a transformerless system with grid coupling at 6.6 kV is given in
[104], making use of supercapacitors in each converter cell dc-link to eliminate the dis-
advantage of second harmonic current drawn from the batteries.
The chb converter disadvantage is that from its cell nature, each half bridge having the
fundamental reference, the current drawn from the capacitor will incorporate a second
harmonic component [150]. Furthermore, each cell capacitor will experience wide voltage
variation dependent on the state of charge (soc) for dierent storage technology. The
batteries typical voltage variation from 5% to 95% soc for dierent storage technologies
is given in Table 6.1 [13].
Storage Technology Vmax Vn Vmin dc-dc ratio
[V] [V] [V] p.u.
Li-ion / LiFePO4 3.60 3.30 3.20 1.13
Li-ion / LiCoO2 4.20 3.70 3.50 1.20
Sodium-Sulfur (NaS) 2.20 2.20 1.70 1.29
Zebra (NaNiCl) 3.00 2.58 2.25 1.30
Nickel-Metal Hydride (NiMH) 1.50 1.20 1.10 1.36
Nickel-Cadmium (NiCd) 1.50 1.20 1.10 1.36
Lead-Acid (Pb-H2SO4) 2.50 2.00 1.75 1.48
Supercapacitors (EDLC) 2.50 2.00 1.25 2.00
Vanadium Redox Flow 1.50 1.20 0.50 3.00
Table 6.1.: Battery technologies voltage variation
It can be noticed the wide nominal voltage variation for technologies like Sodium-Sulfur,
Nickel-based and Lead-Acid. Furthermore, for the electric double-layer capacitor (edlc)
and Vanadium-based Redox Flow batteries the voltage variation goes as high as 3 p.u.
Wider voltage range is necessary, to cover the voltage drop on the internal impedance, in
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order to charge and discharge. Therefore, the battery pack has to be over dimensioned
in voltage as well as the semiconductor devices.
The chb-based topology from Fig. 6.1 is proposed as an alternative solution which will
ensure a full control on the batteries discharge current. A current controlled bidirectional
boost converter is installed in each converter cell. This should operate only in continuous
conduction mode to avoid the batteries microcycles.
In this way, the batteries lifetime is not aected by the ripple currents drawn by the
dc-ac stage switches. Moreover, a degree of freedom is created in the battery voltage
choice.
AC Grid
A B C
N
Figure 6.1.: Nine-level chb converter with energy storage
The batteries charge/discharge current control can be additionally used to balance the
dc-link capacitors in case of high cells voltage dierence due to unpredicted events.
However, in normal operating conditions the balance control is desired to be achieved
with the dc-ac switches.
Having the cell average dc-link voltage constant, will optimize the battery size and the
dc-ac stage switches. However, this improvement brings the disadvantage of reduced
overall converter eciency at full load compared with the single stage topology, due to
additional losses in dc-dc converters.
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6.2. Overview of CHB active rectier control
structures
For the chb converter grid control structure, the output ac current must be synchronized
with the grid voltage and the dc-link capacitors voltages must be controlled and balanced
among all cells. For this purpose, dierent control concepts were proposed [104, 151,
152, 153].
The natural way to shift the control structures applied for two-level converters to mul-
tilevel converter is to use the control of the total dc voltage (average controller) as an
outer loop to the inner control loop which controls the grid current. Thus, a proportional
integrator (pi) dc voltage controller which controls the average value was employed in
[104, 152]. This is normally applied to the so-called symmetrical chb converter struc-
tures, where the cells average voltages are equal. In order to maintain the balance
between dierent cells, balancing control of each cell is applied making use either on
proportional controllers [104] or pi controllers [152]. In steady state conditions, the chb
phase-shift modulation provides a natural voltage balancing by assuring the same the-
oretical power output from each cell. In real conditions due to dierent characteristics
of the used components, such as parasitic elements and dierent semiconductors power
loss, the output/input power of dierent cells is slightly dierent. The change in voltage
without balancing is very slow and therefore, the bandwidth of the balancing controllers
needs to be designed as slowest from the system, not to aect the average voltage control
loop and therefore the current loop.
Another control concept is to use a pi controller for the total voltage control which
indirectly controls the voltage of one cell capacitors, loop which gives the grid current
reference [151]. Cascade pi controllers for the other cells voltage control are used, with
lower bandwidth than the total voltage controller. This control structure can be used
with single phase control, with special care to be taken in the controllers design. A
similar structure, making use of feed-forward terms to adjust the ratio of the dierent
cells voltages is given in [149].
6.3. Proposed CHB control structure
The independent single phase control structure is proposed (see Fig. 6.2) for the control
of the chb-based topology from Fig. 6.1. Here the integrators for sinusoidal signals
(resonant) are used for current control in natural abc frame [48, 49]. The grid voltage
background distortion as well as other nonlinear eects on the current spectrum can be
compensated by the current loop using current harmonic compensators.
The single phase phase-locked-loop algorithm based on second order generalized integra-
tor is used to estimate the grid phase angle and to calculate the ltered phase voltage
[35], see Sec. 2.2.2→Fig. 2.7. Since the proposed system basic function is to exchange
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Figure 6.2.: Proposed chb independent phase control structure
active power, the unity power factor (pf) is considered for the fundamental current com-
ponent. However, the approach presented in [154] can be used to support the grid with
reactive power at light or when there is no active power load. However, this will add
additional stress on the converter semiconductor devices. Therefore, this additional grid
service should not be provided if there is not a business case available.
Having the proposed converter topology, the second harmonic current drawn by each
h-bridge is moved from the main energy storage unit to the cell dc-link. Therefore, the
dc voltage control feedback needs to be ltered not to aect the current loop. This
can be achieved either by averaging the voltage measurement over a half of the grid
fundamental period (e.g. 10 ms), or by applying a notch lter [155], tuned at twice the
fundamental frequency (e.g. 100 Hz). In rst case, when averaging, the dc voltage pi
controller bandwidth needs to be tuned at a frequency below the fundamental. This
is usually enough for most applications and it is used in this work. Whenever faster
dynamics are required, the notch lter is an alternative solution.
To improve the dynamics of the dc voltage loop, the average of the imposed dc-dc
current for each phase is added in the output of the voltage controller as feed-forward
term. Whenever the dierence between the ac current peak value and the dc-dccurrent
is signicant, this feed-forward term should be scaled accordingly.
Since the average dc voltage controller does not assure the equal voltages of all the
modules and is tuned with slow dynamics, a voltage balancing controller is employed.
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The dc voltage balancing is presented in Fig. 6.3, for a converter structure with 4 cells
per phase. The input average dc voltage is unltered in order to detect the unbalance of
the cell j, which is corrected by the proportional controller kp,bal with the sign depending
on the imposed output current. This will ensure the voltage balancing across the modules
of each phase.
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
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Figure 6.3.: Phase cells dc voltage balancing
The amount of unbalance is limited by the converter dc voltage reserve. Therefore, in a
special case of large deviation in the output power of dierent cells, either the total dc
voltage reference needs to be increased or the battery current reference can by adjusted
accordingly to support the maintenance of the balance operation.
As modulation strategy, the phase shifted modulation gives a straight forward imple-
mentation [104] and is adopted in the following. For optimization of switching losses the
selective harmonic elimination can be applied [152].
The battery current reference is decided by the battery monitoring system (bms) which
limits the reference current depending on current battery state of charge. The control
of the bidirectional boost converter of each cell is achieved with an average pi current
controller, see Fig. 6.2. When the dc-dc converter current reference is reduced and
therefore when the converter active power transfer is reduced or stopped there is the
possibility to deliver ancillary services.
6.4. Converter model
In Table 6.2 the circuit parameters are shown for the considered nine-level chb converter
topology, comprising of 4 converter cells per phase with one bidirectional boost converter
in each. The grid coupling is transformerless to the 4.16 kV line, while a standard boost
ac transformer will be used to connect to a 10/20 kV. The grid ltering requirement
in case an L lter will be used is only 0.5 mH (4.5%). The maximum current total
harmonic distortion (thdi) is 2.9% at rated power and linear load.
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Rated active power P 5 MW
AC grid line voltage VLL 4.16 kV
Rated rms current I 694 A
Rated ac frequency f 50 Hz
Grid lter inductance Lf 0.5mH (4.5%)
Cell capacitance C 10mF
Cell inductor lb 3mH
Battery rated voltage Vb 480 V
Battery maximum current ib 1050 A
Number of cells per phase n 4
Table 6.2.: Circuit parameters of the nine-level chb converter with energy storage
A battery is installed in each cell and has a nominal voltage of 480 V and a voltage
variation between 400 V and 550 V depending on the soc. The boost inductor is rated
at 3 mH, having the switching frequency 2100 Hz, double compared with the dc-ac
switches, for a 5% maximum charge/discharge ripple current over the entire voltage
variation.
6.5. Simulation results
A simulation model with the circuit parameters from Table 6.2 was built in plecs [22] to
validate the proposed control method and to compute the semiconductor devices losses.
Table 6.3 shows the control parameters used in simulation. The h-bridge is switched
with 1050 Hz and a deadtime of 5 µs with the measurements sampled twice per each
switching period (regular double edge sampling).
6.5.1. Performance of the proposed control strategy
The operation when 5 MW ows to the grid, at unity power factor and nominal battery
voltage (Vbat = 480 V), is shown in Fig. 6.4. The phase quantities of the grid voltage
are shown in Fig. 6.4.(a), while the converter's phase to neutral voltages are shown in
Fig. 6.4.(b). It can be seen the eect of the second harmonic current on the capacitors
voltages from Fig. 6.4.(d). The cells voltages are in groups of 4 balanced voltages for
each phase with the ripple phase shifted with 120 degrees, having a total of 12 traces.
The shape of the converter voltages are also due to the capacitors voltage variation, and
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Average voltage control proportional gain Kp,dc 2 A/V
Average voltage control integral time Ti,dc 40 A/V·s
Voltage feedback averaging time Tavg,dc 10ms
Voltage balancing proportional gain Kp,bal 0.02
Current control proportional gain Kp,i 1.5 V/A
Current control resonant gain Kres,i 1000
Proportional gain for dc-dc current control Kp,dc-dc 0.01 V/A
Integral gain for dc-dc current control Ki,dc-dc 1 V/A·s
Switching frequency for h-bridges fsw,ac 1050 Hz
Switching frequency for dc-dc bridges fsw,dc-dc 2100 Hz
Sampling time TS 1/(2·1050) s
Table 6.3.: Control parameters of the nine-level chb converter with energy storage
this has a small negative impact on the grid current thdi when compared with the ideal
operation from Fig. 6.7.
The minimum converter cell dc-link voltage for inverting mode operation and maximum
for rectifying mode, is given by Eq. 6.1, where n is the number of converter cells.
VDC,avg,mininv = VDC,avg,maxrect =
√
2
2n
VLL = 735 V (6.1)
To transfer the rated power of 5 MW to the grid, the nominal cell dc-link voltage is
775 V which covers all the voltage drops and keeps a 5% modulation index as reserve.
In this operation mode the dc-dc converters references are the same, assuming the soc
over the cells as balanced. Fig. 6.4.(e) shows 12 traces of the batteries discharge currents.
The grid condition under this simulation is ideal and therefore the harmonic content of
the grid current is mainly due to the pulse-width-modulation and deadtime with the
compensation of 5th and 7th harmonics. The grid current thdi in this operation mode
is 2.9%.
The charging behaviour is shown in Fig. 6.5, operating at negative unity power factor.
Identical negative current references are given to the dc-dc converters. Similar to the
previous case, it can be seen the capacitors and output voltage ripples dependent on the
load current and shifted with 180 degrees at this time. The grid current thdi is 2.67%
in this operation mode.
In the rst two case scenarios, the soc of dierent cells was assumed to be identical. To
prove the control operation to correct the converter cells soc unbalance, dierent soc
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Figure 6.4.: Nine-level chb converter operation during discharge
over the cells of phase a are considered. In Fig. 6.6 it is shown the converter operation to
correct the soc dierences. To maintain the same output ac power, the cells with higher
soc are discharged with higher currents compared with the average dc-dc reference
current and respectively the cells with lower soc are discharged with lower currents.
The cells discharge currents are shown in Fig. 6.6.(c). For cell 1 the current reference
with respect to the average is lower with 20 A, for cell 2 is lower with 40 A for cell 3 is
higher with 20 A and for cell 4 higher with 40 A. Thus symmetrical operation against
unbalance is implemented. Fig. 6.6.(d) shows the phase a dc-link voltages. It can be
noticed that the dc-link voltages are balanced within a narrow tolerance band, while
all keeping the 100 Hz ripple which cannot be mitigated. Therefore, the output power
contribution of dierent cells is dierent and this can be seen also in the modulation
indexes of the phase a cells from Fig. 6.6(e).
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Figure 6.5.: Nine-level chb converter operation during charge
The amount of unbalance is limited by the converter voltage reserve. Therefore, the
control must ensure balanced soc at all times and should reduce the average voltage
reference as much as possible to reduce switching losses. For dierent output powers,
dierent average voltage references should be given.
Considering the installation of a 1 F supercapacitor in each converter's cell dc-link to
take over the 100 Hz pulsed power, the converter operation during discharge is shown
in Fig. 6.7. This is an ideal operation with reduced dc-link voltage ripple and therefore
reduced output converter voltages ripple. This leads to a reduction of the grid current
thdi down to 0.8%. Thus, with more than 2% smaller thdi compared with the operation
mode from Fig. 6.4. The harmonic compensation for the low frequencies is still necessary
in order to reduce the deadtime eect on the grid current.
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Figure 6.6.: Nine-level chb converter soc and dc voltages balancing
6.5.2. Power semiconductor loss analysis
The semiconductor losses were calculated for the steady state operation under balanced
batteries soc, at rated power. The cell devices notation is shown in Fig. 6.9. The
considered cell igbt modules are the fourth generation 1700 V, 1200 A (FZ1200R17HP4)
from Inneon. The maximum junction temperature is Tj = 150  with the junction to
case thermal model given in the Foster network, having four thermal impedance points
given in the datasheet [146]. The implemented thermal chain is shown in Fig. 6.8, where
the thermal resistances and time constants are taken from the datasheet. Considering
an adaptive cooling system, the heat sink temperature is assumed to be constant at
Th = 80 .
Semiconductor loss distribution for a converter cell at nominal battery voltage and unity
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Figure 6.7.: Nine-level chb converter operation with 1F dc-link supercapacitor
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power factor is shown in Fig. 6.10, for inverting and rectifying modes.
In the inverting mode (pf = 1→ discharge), the dc-dc converter is in the boost mode
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Figure 6.10.: Converter cell loss distribution at Vbat = 480 V
and therefore only diode D11 and transistor T12 experience losses. The h-bridge losses
are mainly in transistors, where the high number of series connected devices (8 per
switching state) results an increase in conduction losses. However, the h-bridge switching
losses are small (see Fig. 6.10). It can be noticed the increased losses of the dc-dc
converter devices, which is around double compared with the h-bridge switches for the
used switching frequency and boost ratio. Therefore, an improved implementation will
require two interleaved dc-dc converter legs that can share the losses.
The loss distribution in case of rectifying operation (pf = 1→ charge) is also shown
in Fig. 6.10. The buck transistor T11 is the most loaded device. In the h-bridge devices
the conduction losses are distributed to diodes.
In Fig. 6.11 the semiconductor losses are shown, over the entire battery voltage variation,
for inverting and rectifying operation modes.
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Figure 6.11.: Total converter losses for charging and discharging operation modes
The charge/discharge considered mode is with constant power, therefore the battery
current will vary from 760 A at the highest voltage up to 1051 A at the lowest voltage.
Thus, the semiconductors eciency varies from 98.54% discharging and 98.57% charging
91
Chapter 6. Two-Stage Cascaded H-bridge Grid Converter for Energy Storage
at lowest battery voltage, up to 98.8% discharging and 98.82% charging at the highest
battery voltage.
It is noticed an eciency decrease compared with a single-stage chb conversion system
described in Ch. 5. However, the battery nominal voltage can be reduced to low levels
where the maturity and reliability are well proved in industry. When a low dc-link
capacity is installed, the battery current ripple is kept in a region where the lifetime is
not aected. Furthermore, when looking at the entire system losses, the power electronic
is a highly ecient system compared with the battery system. The battery eciency
for instance is as low as 60% for Nickel-based technologies and Redox-Flow, and it can
go as high as 95% for Lithium-ion battery.
6.6. Summary
The cascaded h-bridge converter with an integrated energy storage unit controlled by a
bidirectional boost converter was investigated. The independent phase control composed
of single phase dc voltage control, synchronization and current control was proposed
and validated by simulation. The converter topology and its control structure allows
the balance of converter cells capacitors voltages and the state of charge of the energy
storage units.
With a 4.5% installed output L lter, the grid current thdi was below 3% with the
h-bridge transistors switched at 1050 Hz. The operation with supercapacitors installed
in each cell dc-link has shown the best performance, reducing the cells ripple voltage
and the grid current thdi.
The cell semiconductor loss distribution was calculated at nominal energy storage unit
voltage and the total converter loss was calculated over the entire battery voltage vari-
ation. It is noticed a slight decrease in eciency for the proposed two-stage topology
(98.54%98.82%) compared with a single stage chb conversion system (99.07%). How-
ever, the battery nominal voltage can be reduced to low levels where the maturity and
reliability are well proved in industry. Furthermore, when a low dc-link capacity is
installed, the battery current ripple is kept in a region where the lifetime is not aected.
When looking at the system level the losses in the power electronics are very small
compared with the losses in the energy storage technologies.
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New Modular Multilevel Converter
with Integrated Energy Storage
This chapter introduces a new modular converter with integrated energy storage based on
the cascaded half-bridge modular multilevel converter with common dc bus. Converter
grid control structures will be applied, to validate the possible power ows. The inter-
connection of a dc and ac grid with bidirectional power ow, where both of them can
receive or generate excess power to the energy storage units integrated in each converter
sub-module will be demonstrated in this chapter with particularities for each operating
scenario
7.1. Introduction
One of the most important hybrid converter concept introduced in the last years is the
combination of the cascaded h-bridge and ying capacitor converters, in the cascaded
half-bridge (chb) with common dc-bus converter (also called Modular Multilevel Con-
verter (m2c)) [128, 156]. Due to its modular construction based on half-bridge cells,
this topology is optimal for medium and high voltage [156].
Considering a centralized storage system, based on battery building blocks, with a power
rating in the range of MW and energy in the range of MWh which is connected to medium
voltage the converter solutions can be classied into:
 High voltage battery with npc/anpc converter [15]
 Low voltage modular batteries with series connected dual active bridges [96] and
npc/anpc converter [157]
 Low voltage modular batteries with chb converter [104]
Having a controlled ambient temperature, batteries voltage variation depends mainly
on their state of charge (soc). The typical variations from 5% to 95% soc for dierent
batteries technologies were given in Ch. 6→Table 6.1. Thus, for the direct conversion
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with npc centralized converter or modular chb converter, the battery nominal voltage
and the converters nominal dc-link voltage needs to be oversized to enable the required
grid power transfer. In the solution with modular batteries and dual active bridges,
only the dc side is modular but not the grid interface which is a centralized npc/anpc
converter. This is a disadvantage which imposes restrictions in the system scalability on
both storage units and converter.
This chapter introduces a complete modular concept to interface low or medium voltage
batteries to the medium or high voltage grids. This enables a exible scaling of converter
modules with integrated energy storage and power electronics to a wide range of oper-
ating voltages, output power and stored energy. Having the modular construction with
controllable sub-module, the converter topology is not dependent on the used storage
technology. The converter control structures are applied in this chapter, to validate the
possible power ows.
7.2. New Modular Multilevel Converter Concept
To achieve a complete modular converter structure with building blocks constructed from
batteries and power electronics, the cascaded half-bridge topology [128] was considered
as a host for this purpose. With the highest degree of modularity, the converter structure
from Fig. 7.1 is moving the centralized stored energy from the conventional main dc-link
to distributed smaller voltage rating dc-links [128, 156]. This fact allows in the converter
design to eliminate the leakage inductance locally for the used semiconductors. However,
this improvement comes up with price paid in increased total installed capacitors. The
inherent circulating current between phases required to charge the cells capacitors with
the lowest voltages and discharge the cells capacitors with the highest voltages.
Figures 7.2, 7.3, and 7.4 show three of the possible converter cell structures, as power
electronics and energy storage building blocks. The basic converter cell from Fig. 7.2, is
the solution with the reduced number of active components. The half-bridge switches
(S1 and S2) with the dc-link capacitor from the host conguration are in charge to
transfer the power in or out from the converter cell. The second half bridge switches (S3
and S4) form a bidirectional boost converter with its inductor, as additional components
to charge or discharge the energy storage unit integrated in the cell. Depending on the
energy storage unit characteristic, and the chosen control bandwidths, this can be used
to control the voltage of the cell capacitor C. If the pulsating currents has a negative
eect on the storage unit lifetime, the bridge must be current controlled at a constant
level. In this case, the capacitor will be in charge to absorb the in-out pulsating energy.
An extended solution is shown in Fig. 7.3, where the interleaved bidirectional boost
converter will reduce the inductor current ripple and thus its core size. As it was seen in
Ch. 6→Fig. 6.10, the cell loss distribution when using a single dc-dc converter bridge
is uneven. Sharing the operating current the losses are distributed to the two legs
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Figure 7.2.: Converter cell with reduced component count
and this is suitable for increased transfer power with the storage unit. However, the
overall eciency is not optimal due to the high switching losses in the dc-dc converter
devices.
Based on the dual active bridge (dab) converter [96], the optimized converter cell for
high eciency and high boost ratios is shown in Fig. 7.4. The half-bridge on the higher
voltage side of the dc-dc converter is a voltage doubler and must be designed with
higher voltage and smaller current rated devices while the full bridge on the low voltage
side designed with lower voltage and higher current rating.
When the cell nominal dc-link voltage goes up to higher levels there is the necessity to
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Figure 7.3.: Interleaved boost dc-dc converter cell
Figure 7.4.: Voltage doubler dab based converter cell
realize a serial connection of the half-bridge devices. To avoid the active balancing of
the series connected devices, the dc-dc converter approach presented in Ch. 3→Fig. 3.1
can be used.
With the disadvantage of overall increased number of components, the advantages of the
solution presented in Fig. 7.4 are obvious, such as:
 Usage of signicant lower voltage energy storage units compared with the total
dc-ac output voltages
 Reduced switching losses due to soft-switching, within the operating boundary
 Galvanic insulation with medium or high frequency transformer reduces safety
concerns and reduces the batteries leakage currents due to ground coupling capac-
itances
Having the described cells, it is possible to transfer power between any of the three main
power sources namely: the higher voltage dc (e.g. dc grid or wind turbine dc-link),
the ac grid and the distributed energy storage units from the converter cells. The basic
converter cell from Fig. 7.2 is considered in the followings, for reduced number of active
devices and control simplicity.
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7.3. Converter Operation and Control Methods
The converter with the circuit from Fig. 7.1 will always verify the following equation,
applied for any of the a, b or c phase legs:
VDC =
2n∑
j=1
vj + l
d
dt
(iP + iN) (7.1)
Here, VDC is the main dc bus voltage, vj is the cell output voltage, 2n is the number
of cells per phase leg, l is the arm inductance, iP and iN are the positive (cells [1]..[n])
and respectively negative (cells [n + 1]..[2n]) arms currents. Considering the cell from
Fig. 7.2, when the switch S1 is turned on and S2 is off the cell is said to be inserted and
the cell output voltage is equal with the capacitor voltage. In complementary when S2 is
turned on and S1 turned off the cell is bypassed and the output voltage is nearly zero,
equal with the conducting device on state voltage drop. The converter switching states
must always ensure that the number of inserted cells must be equal with the number
of bypassed cells and equal with n. The output ac current iAC , is equal with the sum
of the arm currents (7.2), while a circulating current iZ between dc buses or between
phases is given in (7.3).
iAC = iP − iN (7.2)
iZ =
1
2
(iP + iN) (7.3)
The circulating current, charges the cells with the lowest voltages and discharges the cells
with the highest voltages. Therefore, one method to balance the capacitors voltages
is to control this current [129]. On the basis of equations (7.2), (7.3) the capacitive
energy storage balance between the upper and lower arms can be achieved by controlling
independently the voltage contributions on each [130].
7.3.1. Modulation Strategies
Space Vector Modulation
The universal concept of the space vector representation of converter output voltage
levels can be applied for any multilevel converter with theoretical expansion to any
number of levels. The complexity increases with high number of levels, where number of
the redundant vectors increases [158]. The state transition can be controlled to reduce
the line voltage ripple, and therefore the current ripple. For the present converter it is
possible to implement a switching state sorting algorithm for capacitors voltage balancing
[131]. The decisions are taken by choosing cells with the extreme deviation from their
nominal set point depending on the current direction, to charge or discharge them [128].
The result is an n+ 1 level in the phase voltage and 2n− 1 in the line.
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Level Shift Pulse Width Modulation
For converter congurations with n number of cells per arm, there are necessary n − 1
carrier signals where half are level shifted up and half down with respect to zero which are
compared with reference signal [159]. The result is an n+ 1 level phase output voltage.
The disadvantage is that the conduction times are normally uneven distributed per cells.
Therefore the capacitors voltage balancing can be achieved rotating cells from one carrier
to another and can only be applied successfully at high switching frequencies.
Phase Shift Pulse Width Modulation
For converter congurations with n number of cells per arm, one possibility is to use 2n
carrier signals with 360°/2n phase shift. The reference for the positive arm is negative
and the reference for the negative arm is positive when the power ow is from the dc
to ac , similar to the unipolar modulation. In this way the number of voltage levels
in the phase voltage is 2n + 1 and 4n + 1 in the line voltage, with the rst switching
harmonics centred at 2n · fSW , where fSW is the chosen switching frequency. Two
proportional integral (pi) controllers are required for each phase to control the average
voltage through the circulating current, while a proportional controller for each cell
balancing must be used [129]. This results in a dicult implementation, and brings
limitations in the chosen switching and sampling frequencies. An alternative solution is
presented in Fig. 7.5, and used in this chapter.
0 90 180 270 360
-Vdc/2
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angle [deg]
R1
R2
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Figure 7.5.: References and carrier signals for a phase shift pwm alternative
The reference signals are used as previously with the particularity that n/2 carriers with
(360°/n) · 2 phase shift are used for both the positive and negative arms duty cycles
generation. Grouping cells from positive and negative arms to the same carrier leads the
achievement of even duty cycle distribution and therefore a simpler voltage balancing is
required over the fundamental frequency similar to the ying capacitor converter [121].
This advantage comes up with the drawback of reduced number of levels to n + 1 for
phase and 2n+ 1 for the line voltages, with the rst switching harmonics at 2 · fSW .
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Selective Harmonic Elimination Pulse Width Modulation
Selective harmonic elimination pwm (she-pwm) has been a research subject for half
a century, after introduction in 1960's [160], and generalized in [161]. When applied
to a two-level converter, the only concern is to eliminate certain harmonics from the
output voltage spectrum. However, when used for a cascaded half [162] or h-bridge [152]
converter the dc-link capacitors voltage balancing is the a supplementary concern that
must be addressed. It was shown that this modulation strategy can be applied also for the
cascaded half-bridge converter, with an average switching frequency of 150 Hz [162]. A
voltage balancing mechanism similar to the svm technique can be implemented to select
a redundant voltage state, which mentains the equilibrium between the input/output
power of all converter cells. However, this can only be applied when the number of cells
is high enough to provide the sucient redundancy. It was shown that for a converter
with n = 10 cells (11-levels) is possible to cancel the low order harmonics and maintain
the dc voltage balance [162].
7.3.2. Current Control
The ac current control dynamics is described by (7.4) for any of the a, b or c phases,
where the Rech and Lech are the equivalent resistance and inductances for the output
lter and grid, Vg is the grid voltage and Vc the converter phase produced, imposed for
instance by the reference given in (7.5).
d
dt
ig(t) = −
Rech
Lech
ig(t) +
1
Lech
(Vc(t)− Vg(t)) (7.4)
Vc,ref =
Vdc
2
+m
Vdc
2
[sin(ωt+ φ)− 1
2
· (max[Vc,ref,abc] + min[Vc,ref,abc])] (7.5)
Having this, with the modulation strategy that makes sure the cells voltages are bal-
anced, theoretically any of the current control strategies can be used with particular
features and dynamics [163]. The abc current control structure is used here [49], which
makes use of proportional resonant controllers, see Fig. 7.6. The control is performed
on two of the three phase currents while the third one is indirectly deduced. When the
grid unbalanced condition is a concern, a third controller can be employed.
7.3.3. DC Voltage Control
A pi controller is employed to control the average voltage regulation at a decoupled
smaller bandwidth than the inner current control loop. The current references are cal-
culated using the dq/abc transformation with the rotation angle given by a phase-locked-
loop algorithm. Depending on the required transfer power, the dc voltage reference must
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Figure 7.6.: Applied abc frame grid converter control structure
be adapted to keep the energy stored in the converter to a minimum, fact that will en-
hance the eciency for various operating points. The control of the dc power ow when
connected to a dc grid controlled by other means the reference is given by Eq. 7.6 [5]:
V ∗dc = VDC +RDC · iDC (7.6)
7.3.4. DC-DC Converters Control
Switches S3 and S4 are used to control the energy storage charging/discharging current.
When the transistor of S3 with the diode of S4 conducts current alternately, the current
ib is negative. In complementary when the transistor of S4 with the diode of S3 conducts
current alternately, ib is positive. Since the energy storage units may be sensitive to low
frequency ripple currents, depending on the used technology, the voltage mode control
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is not considered in this work. Therefore, an average pi current controller regulates the
charge/discharge current for each cell, as shown in Fig. 7.6.
7.4. Operation Modes and Their Performance
Three operation modes can be dened with this converter structure, depending on the
power ow and the control requisite of the involved power sources:
a) dc grid to/from ac only - inverting control structures for chb [128, 156]. The
dc source is controlled by other means and the intervention of the energy
storage unit is on request;
b) Energy storage units to/from ac only - the high voltage dc source is not
present, this representing a pure energy storage converter mode;
c) Bidirectional power transfer between any of: dc grid, energy storage and the
ac grid.
To analyse the converter behaviour under the dened operation modes, the parameters
from Table 7.1 are considered in the simulated converter model. Thus, 600V energy
storage units are connected to medium voltage dc and the ac grids.
In the operation mode (a) the corresponding transistors S3 and S4 of all cells are turned
off normally, and the exchange power is between the dc and ac grids. In Fig. 7.7 this
operation mode is illustrated, for unity power factor and nominal transferred power,
where the power ow is from the dc grid to the ac grid. This is the state of the art
power transfer case, described in [128, 156, 129, 131, 159], which is applied for the basic
conguration of the chb converter.
In the performed simulation from Fig. 7.7 it is considered that the dc voltage is supplied
to the converter terminals, and is controlled by other means. Therefore, the dc controller
is disabled and the ac current control with the parameters given in Table 7.2 calculates
the voltage references for the required power transfer.
In Fig. 7.7.(a) are shown the ac grid line voltages and the converter line voltages are
presented in Fig. 7.7.(b). It can be noticed the converter behaviour as voltage source,
when the buer inductor is kept as small as necessary to reduce the peak circulating
current (100 µH in this case) and therefore optimized for the operating frequency at twice
the output alternating frequency. To reduce the core size of the buer inductor, if any,
the coupling of the upper and lower inductor for each arm can be done. However, with
a low inductance value, the output currents must receive smoothening from an output
lter, L lter in this case.
In Fig. 7.7.(c) the ac grid currents are shown, and in Fig. 7.7.(d) the phase a current
quantities are shown for the positive and negative arms (iPa, iNa) and the sum of them
as phase a grid current (ia). It can be noticed the dominant fundamental frequency
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Rated active power P 5 MW
ac grid line voltage VLL 4.16 kV
Rated rms current I 694 A
Rated ac frequency f 50 Hz
dc grid voltage Vdc 6 kV
dc grid resistance Rdc 1 W
Arm inductance l 100 µH
Grid lter inductance Lf 1.3mH
Cell capacitance C 4mF
Cell inductor lb 6mH
Storage unit rated voltage Vb 600 V
Storage unit rated current ib 240 A
Cell capacitor rated voltage Vc 1 kV
Number of arm cells n 6
Table 7.1.: Model parameters of the chb with integrated energy storage
Voltage control proportional gain Kp,dc 0.5 A/V
Voltage control integral time Ki,dc 100 (A/V·s)
Current control proportional gain Kp,i 1.5 V/A
Current control resonant gain Kres,i 1000
dc-dc current control proportional gain Kp,dc-dc 0.01 V/A
dc-dc current control integral time Ki,dc-dc 1 (V/A·s)
Switching frequency for ac devices fsw,ac 1050 Hz
Switching frequency for dc-dc devices fsw,dc-dc 2100 Hz
Sampling time TS 1/(2·1050) s
Table 7.2.: Control parameters for the chb with integrated energy storage
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Figure 7.7.: Mode (a): Power transfer between ac and dc grids
components of the arm currents on their conduction period, with a very low share of
second and fourth harmonics. Fig. 7.7.(e) shows the phase a circulating current (iZa),
which basically shapes the voltage ripple of the capacitors from Fig. 7.7.(f). The dc grid
current (iDC) from Fig. 7.7.(g) shows an alternating frequency of 300 Hz (6th harmonic)
with a positive dc oset, when considering the annotation from Fig. 7.1. This is an
important disadvantage of this topology, a high installed dc capacity will be required to
reduce the dc grid voltage ripple. However, considering a hvdc application, the dc-link
cable is a capacitor itself which reduces this concerns to a certain level.
Operation mode (b) is illustrated in Fig. 7.8, where the power transfer is between the
energy storage units and the ac grid. This resembles the converter functionality as an
energy storage system for the ac grid. Here the dc voltage controller is enabled and
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regulates the voltage to maintain the power balance between the interconnected sources.
The currents of the storage units are controlled to a constant level with the same control
parameters to all cells, as given in Table 7.2.
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Figure 7.8.: Mode (b): Power transfer between energy storage units and ac grid
Fig. 7.8.(a) shows the ac grid phase voltages and Fig. 7.8.(b) the grid currents. In
Fig. 7.8.(c) the positive and negative arms currents are shown. It can be noticed in
this operation mode, with the selected buer inductance, that the arms currents present
an increase of the second harmonic. The rms values of the 1st and 2nd harmonics are
comparable, while multiples of second harmonic are also present in the spectrum at lower
levels. This can also be deducted looking at the circulating current from Fig. 7.8.(d),
which is reected by the capacitors voltage ripple shown in Fig. 7.8.(f) (vC,a1 and vC,a7
from the positive and respectively the negative arms). The cells capacitors energy storage
oscillation will take over the excess/lack of power, which is translated in an increase of
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the voltage ripple. The over dimension in the installed capacity is not desired. Therefore,
at this level of the voltage ripple, a capacitor technology which can accept this oscillation
must be used in the converter design - e.g. lm capacitor technology.
Operation mode (c) is shown in Fig. 7.9, where the power transfer between all power
sources (converter cells - energy storage units, the dc grid and the ac grid) is shown.
Here, half the rated power (2.5 MW) is transferred from the energy storage units to both
the dc and ac grids.
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Figure 7.9.: Mode (c): Power transfer between energy storage units, dc and ac grids
The dc voltage is controlled according to Eq. 7.6 and both the dc and ac grids receive
2.5 MW each, half the converter rated power. This particularity enables the converter
usage as a high voltage ups system in the future high voltage direct current (hvdc)
meshed grids, for both the ac and dc grids where it is connected.
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In Fig. 7.9.(a) and Fig. 7.9.(b) are shown the phase quantities of the ac grid voltages
and respectively the ac grid currents. In Fig. 7.9.(c) the phase a arm currents are
shown. Here the second harmonic in the is dominant over the fundamental frequency.
The fundamental frequency is reduced, proportional to the ac grid current rms value,
which is in this case controlled to a half from the rated power.
The capacitors voltage ripple is similar to operation mode (b), shown in Fig. 7.9.(d) for
two cells of the phase a. The control of the dc-link voltage according to Eq. 7.6, for a
power transfer of 2.5 MW to the dc grid, is shown in Fig. 7.9.(e). The injected dc grid
current is shown in Fig. 7.9.(f). Because of the increased 2nd harmonic current in the
arms currents, makes the dc grid current to have not only the 6th harmonic over the dc
oset as in operation mode (a), but also the 12th harmonic. The current control for two of
the bidirectional boost converters from phase a is shown in Fig. 7.9.(g). A small impact
of the capacitors voltage ripple is observed in the measured currents, however with far
below the specied 5% ripple normally given for instance in the batteries datasheets
[13].
7.5. Energy Storage System Construction Concept
Fig. 7.10 shows a modular energy storage system construction concept, with converter
cells integrating the power electronic devices, energy storage and processing units. The
control of the dc-dc converters are processed locally in each cell with a lower quality
processing unit (Slave #). The overall control and set-points are computed with the
high quality processing unit (Master). All units are connected to a communication bus
from where the duty cycles and charge/discharge current references are updated from
the master control platform and the feedback is sent back with information like: fault
report, capacitor voltage level, state of charge, state of health. This gives the possibility
to construct a complete modular system.
Communication Bus
Master
Slave nSlave 1 Slave 2User Interface
Figure 7.10.: Modular energy storage system construction concept
One possibility to implement the communication bus is the Controller Area Network
(can), which is a standard communication protocol in commercial dsp systems [164,
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165]. It was shown that is feasible to be used, and the implementation for a 6.6 kV,
1.4 MW, 13-level chb converter is given [166].
7.6. Storage System Design Considerations
Considering a battery energy storage system, the parasitic elements must be considered
in the design phase. Fig. 7.11 shows the parasitic capacitances to ground (Cp) for
batteries, and their potential dierence to ground. When the distance d between battery
housing and battery shelf is null, the capacitance is the highest, the impedance to ground
is the lowest and therefore leakage ground currents ileak will be at the highest levels. The
potential dierence between battery terminals and ground, is with respect to the common
mode voltage Vcell,cmmv of each cell, and is particular for each cell position within the
converter.
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d pC
leaki
batV
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m
v
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Figure 7.11.: Battery parasitic capaci-
tances to ground
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Figure 7.12.: Semiconductor parasitic ca-
pacitances to ground
In Fig. 7.12 the semiconductor parasitic capacitances to ground are shown, for the hor-
izontal and vertical structures [167]. In the horizontal structure, the parasitic capac-
itances are similar (Cp,S1 ∼= Cp,S2). The device with the highest potential to ground
will experience the highest leakage current but also will change the collector potential
faster, when igbt switches are considered. For the vertical structure, Cp,S1 > Cp,S2 and
therefore the leakage current for the device S2 will be smaller.
Fig. 7.13 shows typical converter cells common mode voltage to ground for phase a.
It can be noticed the wide dierences between cells, depending on the position in the
converter arms.
These parasitic elements are critical for the system reliability, eciency and the emi
performance. At each switching state transition, the converter cell potential to ground
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Figure 7.13.: Cells common mode voltage to ground for phase a
changes. Therefore, leakage currents will ow to ground, currents proportional with the
applied dV/dt. Measures to reduce the parasitic capacitances have to be used. As an
example, for batteries, an insulation material placed between batteries and shelf will
signicantly reduce the capacitance.
7.7. Summary
A new modular multilevel converter structure with integrated energy storage was intro-
duced in this chapter. This converter structure is suitable to interface low and medium
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voltage energy storage units to medium and high voltage grids. This represents a com-
plete modular solution with energy storage and power electronics building blocks. Fur-
thermore, the topology is independent on the energy storage characteristic, since each
cell can be independently controlled. Therefore, the scaling in voltage, power and energy
levels have many degrees of freedom.
The converter functionality and control structures was presented. Three operation modes
were identied and implemented in a simulation model. The interconnection of a dc
and ac grid with bidirectional power ow, where both of them can receive or generate
excess power to the energy storage units integrated in each converter sub-module was
demonstrated.
A new modular energy storage system construction concept was introduced. This enables
the complete modularity implementation of the proposed converter topology, with power
electronics, energy storage and distributed processing units. Furthermore, the challenges
on the storage system design were addressed to enable an ecient and reliable converter
operation.
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Chapter 8.
Conclusions and Future Work
8.1. Summary and Conclusions
This work was divided in two parts, Control of DC-AC Grid Converters and
Medium Voltage Grid Converters for Energy Storage. The rst part starts
with a brief review of control strategies applied to grid connected dc-ac converters. A
control implementation was realized for a 100 kW active rectier. In the second part,
dierent solutions for power converters to interface energy storage units to medium
voltage grid are given. A new modular multilevel converter was introduced, where the
energy storage units are integrated in each converter cell.
A survey on the main control principles for grid connected converters was given in Ch. 2.
Firstly the general control structure with its main building blocks in shown. Single-phase
and three-phase pll methods were reviewed. Three-phase pll methods are widely used
in three-phase converter due to a simplied implementation and reduced computational
burden. Single-phase pllmethods can be used in special cases for three-phase converters
when the processing power is available and if the topology requires the independent phase
control.
Linear and nonlinear current control methods were presented. Linear control methods
are widely used in the industry, such as the rotating dq frame. The generation of reference
signals is very important, and must be carefully implemented. Nonlinear methods emerge
in the control of grid converters, due to a optimized control with respect to a given
criteria. The required application, control complexity and the available computation
power are limitations that dene the usage of a specic control method.
The second harmonic ripple on the dc-link must be taken into consideration when
designing the dc voltage control loop. Moreover, with the trend to reduce the installed
capacity and therefore reduce the decoupling between the supply and load, the proper
dcvoltage control must be ensured.
The design, control and experiment of a lv dc-ac grid converter was presented in
Ch. 3. The implementation was realized for a 6 kV battery energy storage test bench,
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with a rated power of 100 kW. The dc-ac grid converter is in charge of controlling the
common dc-link voltage and the grid currents. The grid connection was realized via
an equivalent lcl lter and the stationary frame αβ current control was implemented.
The system was proved to be stable without damping. Increased harmonic distortion of
the grid current, at light load, was seen around the frequency where the current control
bandwidth is tuned. However, at rated power operation it is expected that the system
will be more damped and these harmonics will be reduced below the limits of the grid
connection harmonic standard. The complete test bench functionality with bidirectional
power ow of up to 100 kW was also veried and presented.
A survey on hard-switched and soft-switched multilevel converters was given in Ch. 4.
Multilevel voltage source converters can be found in dierent congurations. In principle,
the building cells for multilevel converters are: two-level half bridge, two-level h-bridge,
neutral point clamped and ying capacitor derived from two-level converter using se-
ries connected switches with clamping elements. Combining these building blocks, new
hybrid converter concepts can be designed. Modular converters can enhance the avail-
ability, at the cost of a high amount of capacitors, gate drives and semiconductor devices
required for construction.
The single-stage ve-level chb, three-level npc, anpc and fc converters for grid con-
nection to mv were presented in Ch. 5. The choice of the topologies selection was based
on the number of components, capacitors voltage balancing, silicon utilization and con-
trol complexity. A comparison in terms of output voltage, semiconductors requirements,
semiconductors losses and output current thd has been done for a design case scenario.
The three-level npc and ve-level chb turned out to be the most ecient topologies.
Moreover, advantages for the chb converter are the small output thd , smaller out-
put lter and usage of lower voltage semiconductor devices. The npc however, requires
smaller dc-link capacitors.
The general disadvantage of the single-stage power conversion solutions is the require-
ment of a high voltage battery system and the necessity to overdimension the voltage
rating of the power semiconductors and batteries. High voltage batteries are still a
not well researched eld. Their reliability, eciency and feasibility are in question for
dierent battery technologies.
To avoid the aforementioned challenges, two stage modular converter topologies were
proposed in Ch. 6 and Ch. 7. Based on the chb converter, a nine-level topology with
energy storage units in each converter cell was investigated in Ch. 6. The independent
phase control composed of single phase dc voltage control, synchronization and current
control was proposed and validated by simulation. The converter topology and its control
structure allow the balance of converter cells capacitors voltages and the soc of the
energy storage units. The cell semiconductor loss distribution was calculated at nominal
energy storage unit voltage and the total converter loss was calculated over the entire
battery voltage variation. It is noticed a slight decrease in eciency for the proposed two-
stage topology (98.54%98.82%) compared with a single stage chb conversion system
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(99.07%). However, the nominal battery voltage can be reduced to low levels where the
maturity and reliability are well proved in industry. Furthermore, when a low dc-link
capacity is installed, the battery current ripple is kept in a region where the battery
lifetime is not aected.
When looking at the system level the losses in the power electronics are rather small
compared with the losses in the energy storage technologies.
A new modular multilevel converter structure with integrated energy storage was intro-
duced in Ch. 7. This converter structure is suitable to interface low and medium voltage
energy storage units to medium and high voltage grids. This represents a complete mod-
ular solution with energy storage and power electronics building blocks. Furthermore,
the topology presents low dependency on the energy storage characteristic, since each
cell can be independently controlled. Therefore, the scaling in voltage, power and energy
levels have many degrees of freedom.
The converter functionality and control structures were presented. Three operation
modes were identied and implemented in a simulation model. The interconnection of a
dc and ac grid with bidirectional power ow, where both of them can receive or generate
excess power to the energy storage units integrated in each converter sub-module was
demonstrated.
A new modular energy storage system construction concept was introduced. This enables
the complete modularity implementation of the proposed converter topology, with power
electronics, energy storage and distributed processing units. Furthermore, the challenges
on the storage system design were addressed to enable an ecient and reliable converter
operation.
8.2. Future Work
Control of grid converters with nonlinear techniques such as predictive or passivity based
control is emerging. Advantages such as the reduction of operating switching frequency,
improved dynamics when necessary, as well as robustness against grid impedance vari-
ation, are important. Their application to multilevel converters was limited so far and
this could be an interesting topic for future research.
Multilevel converters are used in industry more and more, in an increasing variety of
applications. Development of these converters advances together with the advancement
in power electronic devices. However, in high power applications there are still challenges
that need to be addressed as future research: control with very low switching frequency,
devices voltage stress, loss distribution and thermal management, device fault detection
and reconguration as well as fault handling.
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The proposed two-stage modular converter topologies are not experimentally investi-
gated in the literature yet. Therefore, a multilevel converter test bench using a recon-
gurable converter cell should be used to investigate these topologies further.
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A1. Space Vector Transformations
1. Clarke Transformation
Direct Clarke Transformation
Natural abc frame → Stationary αβ frame:
[
vα
vβ
]
=
[
2
3
−1
3
−1
3
0 1√
3
− 1√
3
]vavb
vc
 (1)
Inverse Clarke Transformation
Stationary αβ frame → Natural abc frame:
vavb
vc
 =
 1 0−12 √32
−1
2
−
√
3
2
[vα
vβ
]
(2)
2. Park Transformation
Direct Park Transformation
Natural abc frame → Rotating/Synchronous dq frame:
[
vd
vq
]
=
2
3
[
cos(θ) cos(θ − 2π
3
) cos(θ + 2π
3
)
− sin(θ) − sin(θ − 2π
3
) − sin(θ + 2π
3
)
]vavb
vc
 (3)
Stationary αβ frame → Rotating/Synchronous dq frame:
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A1. Space Vector Transformations
[
vd
vq
]
=
[
cos(θ) sin(θ)
− sin(θ) cos(θ)
][
vα
vβ
]
(4)
Inverse Park Transformation
Rotating/Synchronous dq frame → Natural abc frame:
vavb
vc
 =
 cos(θ) − sin(θ)cos(θ − 2π3 ) − sin(θ − 2π3 )
cos(θ + 2π
3
) − sin(θ + 2π
3
)
[vd
vq
]
(5)
Rotating/Synchronous dq frame → Stationary αβ frame:
[
vα
vβ
]
=
[
cos(θ) − sin(θ)
sin(θ) cos(θ)
][
vd
vq
]
(6)
3. Unbalanced signals decomposition
vavb
vc
 = V +
 cos(θ)cos(θ − 2π3 )
cos(θ + 2π
3
)
+ V −
 cos(θ)cos(θ + 2π3 )
cos(θ − 2π
3
)
+ V 0
cos(θ)cos(θ)
cos(θ)
 (7)
vαβ = v
+
αβ + v
−
αβ = e
jθ · v+dq + e
−jθ · v−dq (8)
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A2. Instantaneous Powers
Calculation
Active and reactive powers, from the pq theory, for balanced three-phase system:
[
p
q
]
=
3
2
[
vα vβ
−vβ vα
] [
iα
iβ
]
=
3
2
[
vd vq
−vq vd
] [
id
iq
]
=
3
2
va
1√
3
(vb − vc)
vb
1√
3
(vc − va)
vc
1√
3
(va − vb)

T iaib
ic
 (9)
Active and reactive powers, from the pq theory, for unbalanced three-phase system:
p =
3
2
· (v+d · i
+
d + v
+
q · i+q + v−d · i
−
d + v
−
q · i−q ) (10)
q =
3
2
· (v+q · i+d − v
+
d · i
+
q − v−q · i+d + v
−
d · i
−
q ) (11)
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